#### **Features**

- Fast Read Access Time 150 ns
- **Automatic Page Write Operation**

Internal Address and Data Latches for 256 Bytes

**Internal Control Timer** 

**Fast Write Cycle Time** 

Page Write Cycle Time - 10 ms maximum 1 to 256 Byte Page Write Operation

- Low Power Dissipation
  - 80 mA Active Current
  - 300 µA CMOS Standby Current
- **Hardware and Software Data Protection**
- **DATA** Polling for End of Write Detection
- **High Reliability CMOS Technology**

Endurance: 10,000 Cycles **Data Retention: 10 years** 

- Single 5 V ± 10% Supply
- **CMOS and TTL Compatible Inputs and Outputs**
- **JEDEC Approved Byte-Wide Pinout**
- Full Military, Commercial and Industrial Temperature Ranges

#### Description

The AT28C040 is a high-performance electrically erasable and programmable read only memory (E<sup>2</sup>PROM). Its four megabits of memory is organized as 524,288 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 150 ns with power dissipation of just 440 mW. When the device is deselected, the CMOS standby current is less than 300 µA.

The AT28C040 is accessed like a static RAM for the read or write cycle without the need for external components. The device contains a 256-byte page register to allow writing of up to 256 bytes simultaneously. During a write cycle, the address and 1 to 256 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA polling of I/O7. Once the end of a write cycle has been detected, a new access for a read or write can begin.

Atmel's AT28C040 has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 256 bytes of E<sup>2</sup>PROM for device identification or tracking.

### **Pin Configurations**

Pin Name	Function
A0 - A18	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect

SIDE BRAZE, FLATPACK Top View							
A18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16	32 31 30 29 28 27 26 25 24 23 22 21 20 19 18	VCC WE 3 A17 A14 A A13 A A9 A A11 D A6 D A6 D A7 D A7 D A7 D A7 D A7 D A7 D A7 D A7				

LCC

Ton Vious

4 Megabit  $(512K \times 8)$ **Paged CMOS** F<sup>2</sup>PROM

# **Preliminary**




2-217

1074177 0008008 166 |



#### **Block Diagram**



#### **Absolute Maximum Ratings\***

Temperature Und	ler Bias55°C to +125°C
Storage Tempera	ture65°C to +150°C
All Input Voltages (including N.C. Pi with Respect to G	
All Output Voltage with Respect to G	es iround0.6 V to V <sub>CC</sub> +0.6 V
Voltage on OE ar with Respect to G	nd A9 round0.6 V to +13.5 V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Device Operation**

READ: The AT28C040 is accessed like a static RAM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state when either  $\overline{CE}$  or  $\overline{OE}$  is high. This dual-line control gives designers flexibility in preventing bus contention in their systems.

BYTE WRITE: A low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high initiates a write cycle. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ . Once a byte write has been started, it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of twc, a read operation will effectively be a polling operation.

PAGE WRITE: The page write operation of the AT28C040 allows one to 256 bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; the first byte written can then be followed by one to 255 additional bytes. Each suc-

cessive byte must be written within 150  $\mu$ s (t<sub>BLC</sub>) of the previous byte. If the t<sub>BLC</sub> limit is exceeded, the AT28C040 will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A8-A18 inputs. For each  $\overline{WE}$  high to low transition during the page write operation, A8 - A18 must be the same.

The A0 to A7 inputs specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

DATA POLLING: The AT28C040 features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data to be presented on I/O7. Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. DATA Polling may begin at anytime during the write cycle. (continued)

2-218 AT28C040 I

■ 1074177 0008009 OT2 ■

#### **Device Operation (Continued)**

TOGGLE BIT: In addition to DATA Polling, the AT28C040 provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling and valid data will be read. Reading the toggle bit may begin at any time during the write cycle.

DATA PROTECTION: If precautions are not taken, inadvertent writes may occur during transitions of the host system power supply. Atmel has incorporated both hardware and software features that will protect the memory against inadvertent writes.

HARDWARE PROTECTION: Hardware features protect against inadvertent writes to the AT28C040 in the following ways: (a) VCC sense - if VCC is below 3.8 V (typical) the write function is inhibited; (b) VCC power-on delay - once VCC has reached 3.8 V the device will automatically time out 5 ms (typical) before allowing a write: (c) write inhibit - holding any one of OE low, CE high or WE high inhibits write cycles; (d) noise filter - pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a write cycle.

SOFTWARE DATA PROTECTION: A software controlled data protection feature has been implemented on the AT28C040. When enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP feature may be enabled or disabled by the user; the AT28C040 is shipped from Atmel with SDP disabled.

SDP is enabled when the host system issues a series of three write commands; three specific bytes of data are written to three specific addresses (refer to Software Data Protection Algorithm). After writing the three byte command sequence and after twc, the entire AT28C040 will be protected against inadvertent write operations. It should be noted that once protected, the host can still perform a byte or page write to the AT28C040. To do so, the same three byte command sequence used to enable SDP must precede the data to be written.

Once set, SDP will remain active unless the disable command sequence is issued. Power transitions do not disable SDP, and SDP will protect the AT28C040 during power-up and powerdown conditions. All command sequences must conform to the page write timing specifications. The data in the enable and disable command sequences is not written to the device, and the memory addresses used in the sequence may be written with data in either a byte or page write operation.

After setting SDP, any attempt to write to the device without the three byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of two, read operations will effectively be polling opera-

DEVICE IDENTIFICATION: An extra 256 bytes of E<sup>2</sup>PROM memory are available to the user for device identification. By raising A9 to 12 V  $\pm$  0.5 V and using address locations 7FF80H to 7FFFFH, the bytes may be written to or read from in the same manner as the regular memory array.

OPTIONAL CHIP ERASE MODE: The entire device can be erased using a six-byte software erase code. Please see Software Chip Erase application note for details.

## **Pin Capacitance** (f = 1 MHz, T = $25^{\circ}$ C) (1)

	Тур	Max	Units	Conditions
CIN	4	10	pF	V <sub>IN</sub> = 0 V
Соит	8	12	pF	Vout = 0 V

1. This parameter is characterized and is not 100% tested.





### D.C. and A.C. Operating Range

		AT28C040-15	AT28C040-20	AT28C040-25
Operating Temperature (Case)	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
	Mil.	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C
Vcc Power Supply		5 V ± 10%	5 V ± 10%	5 V ± 10%

# **Operating Modes**

Mode	CE	ŌE	WE	I/O
Read	VIL	VIL	ViH	Dout
Write <sup>(2)</sup>	VIL	ViH	VIL	D <sub>IN</sub>
Standby/Write Inhibit	VIH	X <sup>(1)</sup>	Х	High Z
Write Inhibit	Х	Х	ViH	
Write Inhibit	Х	VIL	X	
Output Disable	Х	ViH	Х	High Z

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

#### **D.C. Characteristics**

2-220

Symbol	Parameter	Condition	Min	Max	Units
ILI	Input Load Current	V <sub>IN</sub> = 0 V to V <sub>CC</sub> + 1 V		10	μΑ
ILO	Output Leakage Current	V <sub>I/O</sub> = 0 V to V <sub>CC</sub>		10	μΑ
I <sub>SB1</sub>	Vcc Standby Current CMOS	CE = Vcc-0.3 V to Vcc + 1 V		300	μΑ
I <sub>SB2</sub>	Vcc Standby Current TTL	CE = 2.0 V to V <sub>CC</sub> + 1 V		3	mA
lcc	V <sub>CC</sub> Active Current	f = 5 MHz; lout = 0 mA		80	mA
VIL	Input Low Voltage			0.8	٧
ViH	Input High Voltage		2.0		V
Vol	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		.45	٧
Voн1	Output High Voltage	loн = -400 μA	2.4		٧
V <sub>OH2</sub>	Output High Voltage CMOS	I <sub>OH</sub> =- 100 μA; V <sub>CC</sub> = 4.5 V	4.2		٧


AT28C040 -

<sup>2.</sup> Refer to A.C. Programming Waveforms.

#### A.C. Read Characteristics

		AT28C040-15		AT28C040-20		AT28C040-25		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
tacc	Address to Output Delay		150		200		250	ns
tce (1)	CE to Output Delay		150		200		250	ns
toe (2)	OE to Output Delay	0	55	0	55	0	55	ns
t <sub>DF</sub> (3,4)	CE or OE to Output Float	0	55	0	55	0	55	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0	-	ns


#### A.C. Read Waveforms (1,2,3,4)



#### Motoc

- CE may be delayed up to t<sub>ACC</sub> t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub>.
- OE may be delayed up to tce toe after the falling edge of CE without impact on tce or by tACC - toe after an address change without impact on tACC.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first ( $C_L = 5pF$ ).
- 4. This parameter is characterized and is not 100% tested.

#### Input Test Waveforms and Measurement Level



## **Output Test Load**









#### A.C. Write Characteristics

Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0		ns
tah	Address Hold Time	50		ns
tos	Chip Select Set-up Time	0		ns
tch	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	100		ns
tos	Data Set-up Time	50		ns
tDH,tOEH	Data, OE Hold Time	0		ns

# A.C. Write Waveforms- WE Controlled



# A.C. Write Waveforms- CE Controlled




2-222 AT28C040

**■ 1074177 0008013 523 ■** 

### **Page Mode Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		10	ms
tas	Address Set-up Time	0		ns
tah	Address Hold Time	50		ns
tos	Data Set-up Time	50		ns
ton	Data Hold Time	0		ns
twp	Write Pulse Width	100		ns
tBLC	Byte Load Cycle Time		150	μѕ
twph	Write Pulse Width High	50		ns

## Page Mode Write Waveforms (1,2)




Notes: 1. A8 through A18 must specify the page address during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ). 2.  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.






# Software Data Protection Enable Algorithm (1)




#### Notes:

- Data Format: I/O7 I/O0 (Hex);
   Address Format: A14 A0 (Hex).
- Write Protect state will be activated at end of write even if no other data is loaded.
- Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 256 bytes of data are loaded.

#### Software Data Protection Disable Algorithm (1)



# Software Protected Program Cycle Waveform (1,2,3)



Notes: 1. A0-A14 must conform to the addressing sequence for the first three bytes as shown above.

- After the command sequence has been issued and a page write operation follows, the page address inputs (A8-A18) must be the same for each high to low transition of WE (or CE).
- 3.  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.

#### 2-224

AT28C040


| 1074177 0008015 3T6 📟

# Data Polling Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
toh	Data Hold Time	10			ns
toen	OE Hold Time	10			ns
toe	OE to Output Delay <sup>(2)</sup>				ns
twn	Write Recovery Time	0			ns

- Note: 1. These parameters are characterized and not 100% tested.
  - 2. See A.C. Read Characteristics.

#### **Data Polling Waveforms**




# Toggle Bit Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay <sup>(2)</sup>				ns
tOEHP	OE High Pulse	150			ns
twn	Write Recovery Time	0			ns

1. These parameters are characterized and not 100% tested.

2. See A.C. Read Characteristics.

# Toggle Bit Waveforms (1,2,3)



Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.

- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.

1074177 0008016 232



# Ordering Information<sup>(1)</sup>

tacc	Icc (mA)		Out of the Contra	Davis	0 " 0	
(ns) Active		Standby	Ordering Code	Package	Operation Range	
150	80	0.3	AT28C040-15BC AT28C040-15FC AT28C040-15LC	32B 32F 44L	Commercial (0° to 70°C)	
			AT28C040-15BI AT28C040-15FI AT28C040-15LI	32B 32F 44L	Industrial (-40° to 85°C)	
			AT28C040-15BM AT28C040-15FM AT28C040-15LM	32B 32F 44L	Military (-55°C to 125°C)	
			AT28C040-15BM/883 AT28C040-15FM/883 AT28C040-15LM/883	32B 32F 44L	Military/883C Class B, Fully Complian (-55°C to 125°C)	
200	80	0.3	AT28C040-20BC AT28C040-20FC AT28C040-20LC	32B 32F 44L	Commercial (0° to 70°C)	
			AT28C040-20BI AT28C040-20FI AT28C040-20LI	32B 32F 44L	Industrial (-40° to 85°C)	
			AT28C040-20BM AT28C040-20FM AT28C040-20LM	32B 32F 44L	Military (-55°C to 125°C)	
			AT28C040-20BM/883 AT28C040-20FM/883 AT28C040-20LM/883	32B 32F 44L	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
250	80	0.3	AT28C040-25BC AT28C040-25FC AT28C040-25LC	32B 32F 44L	Commercial (0° to 70°C)	
			AT28C040-25BI AT28C040-25FI AT28C040-25LI	32B 32F 44L	Industrial (-40° to 85°C)	
			AT28C040-25BM AT28C040-25FM AT28C040-25LM	32B 32F 44L	Military (-55°C to 125°C)	
			AT28C040-25BM/883 AT28C040-25FM/883 AT28C040-25LM/883	32B 32F 44L	Military/883C Class B, Fully Complian (-55°C to 125°C)	

Note: 1. See Valid Part number table below.

2-226

AT28C040 \_\_\_\_

# **Valid Part Numbers**

The following table lists standard Atmel products that can be ordered.

AT28C040 15 AT28C040 20	Package and Temperature Combinations  BC, BI, FC, FI, LC, LI, BM/883, FM/883, LM/883
AT28C040 20	
	BC, BI, FC, FI, LC, LI, BM/883, FM/883, LM/883
AT28C040 25	BC, BI, FC, FI, LC, LI, BM/883, FM/883, LM/883

	Package Type	
32B	32 Lead, 0.600" Wide, Ceramic Side Braze Dual Inline (Side Braze)	
32F	32 Lead, Non-Windowed, Ceramic Bottom-Brazed Flat Package (Flatpack)	
44L	44 Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC)	
	Options	
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 10 ms	



2-227

1074177 0008018 005 I