

## 512K x 8 Static RAM

#### **Features**

- 4.5V-5.5V operation
- CMOS for optimum speed/power
- · Low active power
  - 165 mW (max.)
- Low standby power (L version)
  - 110 μW (max.)
- · Automatic power-down when deselected
- · TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE options

### **Functional Description**


The CY62148 is a high-performance CMOS static RAM organized as 524,288 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (CE), an active LOW Output Enable (OE), and three-state drivers. This device has an automatic power-down feature that reduces power consumption by more than 99% when deselected.

Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins ( $A_0$  through  $A_{18}$ ).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing Write Enable (WE) HIGH for read. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY62148 is available in a standard 32-pin 450-mil-wide body width SOIC and 32-pin TSOP II packages.





### **Selection Guide**

			CY62148BLL-55	CY62148BLL-70	Unit
Max Access Time		55	70	ns	
Max Operating Current (I <sub>cc</sub> )	Commercial	LL	30	20	mA
	Industrial		30	20	mA
Max CMOS Standby Current (I <sub>SB2)</sub>	Commercial	LL	20	20	μΑ
	Industrial		20	20	μА

### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied......–55°C to +125°C Supply Voltage on  $V_{CC}$  to Relative GND ...... –0.5V to +7.0V DC Voltage Applied to Outputs in High Z State  $^{[1]}$  .....-0.5V to V<sub>CC</sub> +0.5V DC Input Voltage<sup>[1]</sup>.....-0.5V to V<sub>CC</sub> +0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage	2001V
(per MIL-STD-883, Method 3015)	
Latch-Up Current	>200 mA

### **Operating Range**

Range	Ambient Temperature <sup>[2]</sup>	V <sub>CC</sub>
Commercial	0°C to +70°C	4.5V-5.5V
Industrial	–40°C to +85°C	

- V<sub>IL</sub> (min.) = -2.0V for pulse durations of less than 20 ns.
   T<sub>A</sub> is the "Instant On" case temperature.



## **Electrical Characteristics** Over the Operating Range

					CY62148B-55 CY6214		/62148B-	70			
Parameter	Description	Test Cond	ditions		Min.	<b>Typ</b> . <sup>[3]</sup>	Max.	Min.	Typ. <sup>(3)</sup>	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> =	– 1 mA		2.4			2.4			V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> =	2.1 mA				0.4			0.4	V
V <sub>IH</sub>	Input HIGH Voltage				2.2		V <sub>CC</sub> + 0.3	2.2		V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>				-0.3		8.0	-0.3		0.8	V
I <sub>IX</sub>	Input Load Current	$GND \le V_I \le V_{CC}$			-1		+1	-1		+1	μΑ
l <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{CC}, C$	output Dis	abled	<b>–1</b>		+1	-1		+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max.,$ $I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC}$	Ind'I	LL			30			20	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current —TTL Inputs	$\label{eq:max_vcc} \begin{split} \frac{Max. \ V_{CC},}{CE &\geq V_{IH}} \\ V_{IN} &\geq V_{IH} \ or \\ V_{IN} &\leq V_{IL}, \ f = f_{MAX} \end{split}$	Ind'I	LL			2.5			1.5	mA
I <sub>SB2</sub>	Automatic CE Power-Down Current —CMOS Inputs	$\label{eq:max_vcc} \begin{split} & \underline{\text{Max}}. \ V_{CC}, \\ & \overline{\text{CE}} \geq V_{CC} - 0.3 V, \\ & V_{IN} \geq V_{CC} - 0.3 V, \\ & \text{or } V_{IN} \leq 0.3 V, \ f = \\ & 0 \end{split}$	Ind'I	LL		4	20		4	20	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max.,$ $I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC}$	Com	LL			30			20	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current —TTL Inputs	$\label{eq:max_vcc} \begin{split} \frac{Max.}{CE} & V_{CC}, \\ \overline{CE} & \geq V_{IH} \\ V_{IN} & \geq V_{IH} \text{ or } \\ V_{IN} & \leq V_{IL},  f = f_{MA} \end{split}$	Com	LL			2.5			1.5	mA
I <sub>SB2</sub>	Automatic CE Power-Down Current —CMOS Inputs	$\label{eq:local_control_control} \begin{split} & \underline{\underline{Max}}. \ V_{CC}, \\ & \overline{CE} \geq V_{CC} - 0.3V, \\ & V_{IN} \geq V_{CC} - 0.3V, \\ & \text{or } V_{IN} \leq 0.3V, \ \text{f=0} \end{split}$	Com	LL		4	20		4	20	μА


# Capacitance<sup>[4]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	8	pF

Typical values are measured at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C, and are included for reference only and are not tested or guaranteed.
 Tested initially and after any design or process changes that may affect these parameters.



#### **AC Test Loads and Waveforms**



### Switching Characteristics<sup>[5]</sup> Over the Operating Range

		CY6214	8BLL-55	62148	BLL-70	
Parameter	Description	Min.	Max.	Min.	Max.	Unit
READ CYCLE	•	•	•			
t <sub>RC</sub>	Read Cycle Time	55		70		ns
t <sub>AA</sub> Address to Data Valid			55		70	ns
t <sub>OHA</sub> Data Hold from Address Change		10		10		ns
t <sub>ACE</sub>			55		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		25		35	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[6]</sup>	5		5		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[6, 7]</sup>		20		25	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[6]</sup>	10		10		ns
t <sub>HZCE</sub>	HZCE CE HIGH to High Z <sup>[6, 7]</sup>		20		25	ns
t <sub>PU</sub>	CE LOW to Power-Up			0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		55		70	ns
WRITE CYCLE[8	3]	•	•			
t <sub>WC</sub>	Write Cycle Time	55		70		ns
t <sub>SCE</sub>	CE LOW to Write End	45		60		ns
t <sub>AW</sub>	Address Set-Up to Write End	45		60		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	45		55		ns
t <sub>SD</sub>	Data Set-Up to Write End	30		30		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[6]</sup>	5		5		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[6, 7]</sup>		20		25	ns


- Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and 100-pF load capacitance.
- At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device. t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage. The internal write time of the memory is defined by the overlap of CE<sub>1</sub> LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.



## Data Retention Characteristics (Over the Operating Range)


Parameter	Description			Conditions	Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention				2.0			V
I <sub>CCDR</sub>	Data Retention Current	Com'l	LL	No input may exceed			20	μΑ
		Ind'l	LL	$V_{CC} + 0.3V$ $V_{CC} = V_{DR} = 3.0V$			20	μΑ
t <sub>CDR</sub> <sup>[4]</sup>	Chip Deselect to Data Ref	tention T	īme	$CE > V_{CC} - 0.3V$	0			ns
t <sub>R</sub>	Operation Recovery Time			$V_{IN} > V_{CC} - 0.3V$ or $V_{IN} < 0.3V$	t <sub>RC</sub>			ns

### **Data Retention Waveform**




### **Switching Waveforms**

Read Cycle No.1<sup>[9, 10]</sup>



# Read Cycle No. 2 (OE Controlled)[10, 11]



- Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .


  WE is HIGH for read cycle.

  Address valid prior to or coincident with  $\overline{CE}$  transition LOW.




# Switching Waveforms (continued)

## Write Cycle No. 1 (CE Controlled)[12]



# Write Cycle No. 2 (WE Controlled, OE HIGH During Write)[12, 13]




- 12. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.
   13. Data I/O is high-impedance if OE = V<sub>IH</sub>.
   14. During this period the I/Os are in the output state and input signals should not be applied.



# Switching Waveforms (continued)

Write Cycle No.3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)[12, 13]



### **Truth Table**

CE	OE	WE	I/O <sub>0</sub> – I/O <sub>7</sub>	Mode	Power
Н	Х	Χ	High Z	Power-Down	Standby (I <sub>SB</sub> )
L	L	Н	Data Out	Read	Standby (I <sub>CC</sub> )
L	Х	L	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )


## **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	CY62148BLL-70SC	S34	32-Lead (450-Mil) Molded SOIC	Commercial
	CY62148BLL-70ZC	ZS32	32-Lead TSOP II	
	CY62148BLL-70ZRC	ZU32	32-Lead RTSOP II	
	CY62148BLL-70SI	S34	32-Lead (450-Mil) Molded SOIC	Industrial
	CY62148BLL-70ZI	ZS32	32-Lead TSOP II	
	CY62148BLL-70ZRI	ZU32	32-Lead RTSOP II	
55	CY62148BLL-55SC	S34	32-Lead (450-Mil) Molded SOIC	Commercial
	CY62148BLL-55ZC	ZS32	32-Lead TSOP II	
	CY62148BLL-55ZRC	ZU3s	32-Lead RTSOP II	
	CY62148BLL-55SI	S34	32-Lead (450-Mil) Molded SOIC	Industrial
	CY62148BLL-55ZI	ZS32	32-Lead TSOP II	
	CY62148BLL-55ZRI	ZU32	32-Lead RTSOP II	



# **Package Diagrams**


### 32-Lead (450 MIL) Molded SOIC S34





## Package Diagrams (continued)


### 32-Lead TSOP II ZS32





### Package Diagrams (continued)

### 32-Lead Reverse Thin Small Outline Package Type II ZU32



-85138-\*\*



Document Title: CY62148B 512K x 8 Static RAM Document Number: 38-05039							
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	106833	05/01/01	SZV	Change from Spec number 38-01104 to 38-05039			
*A	106970	07/16/01	GAV	Modified annotations on Pin Configurations; t <sub>SD</sub> = 30 ns			