

Integrated Device Technology, Inc.

HIGH-SPEED BICMOS ECL STATIC RAM 64K (16K x 4-BIT) with CONDITIONAL WRITE

**ADVANCE
INFORMATION**
IDT10498
IDT100498
IDT101498

FEATURES:

- 16,384-words x 4-bit organization
- Address access time: 12/15ns
- Read Data output latch for extended hold time
- Short Write Cycle input data and address valid time
- Write Cycle may be terminated very late in the cycle
- Pin compatible with standard 16K x 4
- Through-hole DIP and surface-mount packages

DESCRIPTION:


The IDT10498, IDT100498 and IDT101498 are 65,536-bit high-speed BiCMOS™ ECL static random access memories organized as 16K x 4, with inputs and outputs fully compatible with ECL levels. Internal registers on inputs

provide enhanced Write Cycle performance over conventional RAMs, while output read data latch allows longer output data hold time providing easier design and improved system level cycle times.

In the read mode, this device is pinout and timing compatible with the standard asynchronous SRAMs (IDT10494), yet the addition of an output latch with separate enable control allow output data to be captured and held long into the next cycle. This minimizes noise on the data bus and provides better set-up time margin for the next logic stage in pipelined applications.

In the write mode, the device adds an invisible pipeline stage in the write address and data paths, allowing very short set-up and hold times for these inputs and less stringent requirements for the write pulse input. Additionally, the address and data paths to the input register are gated by the Conditional Write Multiplexor, which allows termination of a Write cycle late in the cycle.

FUNCTIONAL BLOCK DIAGRAM



BiCMOS is a trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

© 1990 Integrated Device Technology, Inc.

5.8 - 1



SEPTEMBER 1990

DSC-8012/1


1

5

PIN CONFIGURATION



400-Mil-Wide
CERAMIC PACKAGE
C32




300-Mil-Wide
PLASTIC SOJ PACKAGE
Y32

PIN DESCRIPTIONS

Symbol	Pin Name
A ₀ through A ₁₃	Address Inputs
D ₀ through D ₃	Data Inputs
Q ₀ through Q ₃	Data Outputs
WE	Write Enable Input
CS	Chip Select Input (Internal pull down)
OLE	Output Latch Enable
VEE	More Negative Supply Voltage
VCC	Less Negative Supply Voltage

2777 tbl 01

LOGIC SYMBOL



AC OPERATING RANGES⁽¹⁾

I/O	VEE	Temperature
10K	-5.2V ±5%	0 TO 75°C, air flow exceeding 2 m/sed
100K	-4.5V ±5%	0 TO 85°C, air flow exceeding 2 m/sed
101K	-4.75V to -5.46V	0 TO 75°C, air flow exceeding 2 m/sed

NOTE:

1. Referenced to VCC

2777 tbl 02

CAPACITANCE (TA=+25°C, f=1.0MHz)

Symbol	Parameter	DIP		SOJ		Unit
		Typ.	Max.	Typ.	Max.	
C _{IN}	Input Capacitance	4	—	3	—	pF
C _{OUT}	Output Capacitance	6	—	3	—	pF

2777 tbl 03

TRUTH TABLE⁽¹⁾

CS	WE	OLE	Data out ⁽²⁾	Function
H	X	X	L	Deselected
L	H	L	RAM Data	Read
L	H	H	RAM Data	Output Held
L	L	X	L	Write

NOTES:

1. H=High, L=Low, X=Don't Care

2. DATAout Initiated by falling edge of OLE.

2777 tbl 04

ECL-10K ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating		Value	Unit
VTERM	Terminal Voltage With Respect to GND		+0.5 to -7.0	V
TA	Operating Temperature		0 to +75	°C
TBIAS	Temperature Under Bias		-55 to +125	°C
TSTG	Storage Temperature	Ceramic	-65 to +150	°C
		Plastic	-55 to +125	
PT	Power Dissipation		2.0	W
IOUT	DC Output Current (Output High)		-50	mA

2777 b1 05

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions

ECL-10K DC ELECTRICAL CHARACTERISTICS

(V_{EE} = -5.2V, R_L = 50Ω to -2.0V, T_A = 0 to +75°C, air flow exceeding 2 m/sec)

$V_{EE} = -5.2V$, $I_L = 30\mu A$ to $-2.0V$, $T_A = 0$ to $+75^\circ C$, all flow exceeding 2 m/sec.

Symbol	Parameter	Test Conditions	Min. (B)	Typ. ⁽¹⁾	Max. (A)	Unit	T _A	
V _{OH}	Output HIGH Voltage	V _{IN} = V _{IHA} or V _{ILB}	-1000 -960 -900	-885	-840 -810 -720	mV	0°C 25°C 75°C	
V _{OL}	Output LOW Voltage	V _{IN} = V _{IHA} or V _{ILB}	-1870 -1850 -1830	—	-1665 -1650 -1625	mV	0°C 25°C 75°C	
V _{OHc}	Output Threshold HIGH Voltage	V _{IN} = V _{IHB} or V _{ILA}	-1020 -980 -920	—	—	mV	0°C 25°C 75°C	
V _{OLc}	Output Threshold LOW Voltage	V _{IN} = V _{IHB} or V _{ILA}	—	—	-1645 -1630 -1605	mV	0°C 25°C 75°C	
V _{IH}	Input HIGH Voltage	Guaranteed Input Voltage High for All Inputs	-1145 -1105 -1045	—	-840 -810 -720	mV	0°C 25°C 75°C	
V _{IL}	Input LOW Voltage	Guaranteed Input Voltage Low for All Inputs	-1870 -1850 -1830	—	-1490 -1475 -1450	mV	0°C 25°C 75°C	
I _{IH}	Input HIGH Current	V _{IN} = V _{IHA}	CS	—	—	220	μA	—
		Others	—	—	110	μA	—	
I _{IL}	Input LOW Current	V _{IN} = V _{ILB}	CS	0.5	—	170	μA	—
		Others	-50	—	90	μA	—	
I _{EE}	Supply Current	All Inputs and Outputs Open	-260	-200	—	mA	—	

NOTE:

1. Typical parameters are specified at V_{EE} = -5.2V, T_A = +25°C and maximum loading.

2777 b1 06

ECL-100K ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Value	Unit
V _{TERM}	Terminal Voltage With Respect to GND	+0.5 to -7.0	V
T _A	Operating Temperature	0 to +85	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	Ceramic -65 to +150 Plastic -55 to +125	°C
P _T	Power Dissipation	2.0	W
I _{OUT}	DC Output Current (Output High)	-50	mA

NOTE: 2777 b1 07

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ECL-100K DC ELECTRICAL CHARACTERISTICS

(V_{EE} = -4.5V, R_L = 50Ω to -2.0V, T_A = 0 to +85°C, air flow exceeding 2 m/sec)

Symbol	Parameter	Test Conditions	Min. (B)	Typ. ⁽¹⁾	Max. (A)	Unit
V _{OH}	Output HIGH Voltage	V _{IN} = V _{IHA} or V _{ILB}	-1025	-955	-880	mV
V _{OL}	Output LOW Voltage	V _{IN} = V _{IHA} or V _{ILB}	-1810	-1715	-1620	mV
V _{OHc}	Output Threshold HIGH Voltage	V _{IN} = V _{IHB} or V _{ILA}	-1035	—	—	mV
V _{OLc}	Output Threshold LOW Voltage	V _{IN} = V _{IHB} or V _{ILA}	—	—	-1610	mV
V _{IH}	Input HIGH Voltage	Guaranteed Input Voltage High for All Inputs	-1165	—	-880	mV
V _{IL}	Input LOW Voltage	Guaranteed Input Voltage Low for All Inputs	-1810	—	-1475	mV
I _{IH}	Input HIGH Current	V _{IN} = V _{IHA}	—	—	220	μA
		Others			110	
I _{IL}	Input LOW Current	V _{IN} = V _{ILB}	0.5	—	170	μA
		Others			90	
I _{EE}	Supply Current	All Inputs and Outputs Open	-240	-180	—	mA

NOTE: 2777 b1 08

1. Typical parameters are specified at V_{EE} = -4.5V, T_A = +25°C and maximum loading.

ECL-101K ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating		Value	Unit
VTERM	Terminal Voltage With Respect to GND		+0.5 to -7.0	V
TA	Operating Temperature		0 to +75	°C
TBIAS	Temperature Under Bias		-55 to +125	°C
TSTG	Storage Temperature	Ceramic	-65 to +150	°C
		Plastic	-55 to +125	
PT	Power Dissipation		2.0	W
IOUT	DC Output Current (Output High)		-50	mA

NOTE:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.


ECL-101K DC ELECTRICAL CHARACTERISTICS

(V_{EE} = -5.2V, R_L = 50Ω to -2.0V, T_A = 0 to +75°C, air flow exceeding 2 m/sec)

Symbol	Parameter	Test Condition		Min. (B)	Typ. ⁽¹⁾	Max. (A)	Unit
VOH	Output HIGH Voltage	V _{IN} = V _{IHA} or V _{ILB}		-1025	-955	-880	mV
VOL	Output LOW Voltage	V _{IN} = V _{IHA} or V _{ILB}		-1810	-1715	-1620	mV
VOHC	Output Threshold HIGH Voltage	V _{IN} = V _{IHB} or V _{ILA}		-1035	—	—	mV
VOLC	Output Threshold LOW Voltage	V _{IN} = V _{IHB} or V _{ILA}		—	—	-1610	mV
V _{IH}	Input HIGH Voltage	Guaranteed Input Voltage High for All Inputs		-1165	—	-880	mV
V _{IL}	Input LOW Voltage	Guaranteed Input Voltage Low for All Inputs		-1810	—	-1475	mV
I _{IH}	Input HIGH Current	V _{IN} = V _{IHA}	\overline{CS}	—	—	220	μA
			Others	—	—	110	
I _{IL}	Input LOW Current	V _{IN} = V _{ILB}	\overline{CS}	0.5	—	170	μA
			Others	-50	—	90	
IEE	Supply Current	All Inputs and Outputs Open		-260	-200	—	mA

NOTE:
1. Typical parameters are specified at V_{EE} = -5.2V, T_A = +25°C and maximum loading.

AC TEST INPUT PULSE



2779 drw 07

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t_r	Output Rise Time	—	—	2	—	ns
t_f	Output Fall Time	—	—	2	—	ns

2779 b1 11

Read cycles are not pipelined and operate identically to an asynchronous device, except that an output latch is provided to capture and hold Read data.

The timing diagram illustrates the sequence of operations for the 28C02 EPROM. The signals shown are CS (Chip Select), WE (Write Enable), ADDR (Address), DATAIN (Data Input), DATAOUT (Data Output, OE Disabled), and OLE (Output Latch Enable). The operations are: READ, DESELECT, WRITE, READ, WRITE, WRITE (Terminated), READ, and READ. Key timing parameters are indicated: IRCS (Input Refresh Cycle), IAA (Input Address Acquisition), tWR (Write Refresh), tWS (Write Setup), tWCH (Write Hold), and tWCS (Write Cycle Time).

2779 drw 08

READ TIMING

The read timing on the device is asynchronous. DataOUT is held low until the device is selected by Chip Select (\overline{CS}). Then Address (ADDR) settles and data appears on the output after time t_{AA} , as at ① below.

DataOUT is held for a short time (t_{OH}) after the address begins to change for the next access, as can be seen at ② — allowing addresses to begin to change early for the next cycle — then ambiguous data is on the bus until a new time t_{AA} .

To avoid this noise on the bus and provide for longer output hold time, this device includes an output Read data latch which allows Read data to flow out while Output Latch Enable (OLE) is low, and then hold when OLE is high. Thus in the example below Read data at ③ is held until Read data at ④ is ready for output.

Note that DataOUT is disabled (held low) by \overline{CS} high or \overline{WE} low, regardless of the state of the Output Latch.

DESELECT TIMING

Deselect timing is identical to a standard asynchronous device. This case occurs at ⑤ below. Outputs attain the disable state (low) t_{RCS} later Chip Select (\overline{CS}) is taken to a high logic state. Status of other inputs do not effect the disabling of the device when chip select is de-asserted.

WRITE TIMING

Write cycles pipelined to allow easier design and higher system performance. The write pulse created on the \overline{WE} input is used as a strobe to clock in the Write Address and Data into a register. This address and data are held in the register until the next write cycle, when they are used to write into the memory array through the Input Multiplexor.

Note the very short valid window required for Write Address and Data inputs. This is because these signals are captured by the input register. This means that input data may arrive

late in the cycle, as at ⑥ below, or data and address may arrive late, as at ⑦ below.

DataOUT is disabled during the Write Cycle. If \overline{CS} is held low (active) and addresses remain unchanged, the DataOUT pins will output the written data after "Write Recovery Time" (t_{WR}), as for a standard asynchronous device.

There is a special case when a Read cycle follows directly a Write Cycle to the same address. The memory array has not yet been updated with the Write data — it is still in the input register. This case is handled by including an address comparator and Output Multiplexor on the device: if the address being presented on the input pins is the same as the address stored in the input register, the data presented to the output pins is also from the input register.

CONDITIONAL WRITE

In certain system architectures, the decision whether to write data within a cycle occurs late in the cycle. An example might be cache hit logic taking time to decide if a cache line needs to be updated. This device allows a write to be initiated, yet terminated very late in the cycle by using Chip Select should a write not be required by the system.

The Conditional Write Multiplexor controlled by Chip Select makes this possible. In a normal Write cycle, \overline{CS} is low and the Multiplexor delivers the state of the addresses and data on the input pins to the Input Multiplexor and Input Register, respectively. Because \overline{CS} does not gate the Write Pulse logic, it has a short valid window requirement.

To terminate the Write cycle, as shown at ⑧ below, all that is required is to bring \overline{CS} to a high logic state. This switches the Conditional Write Multiplexor to circulate the previously written address and data (held in the Input Register) around to be clocked again into the Input Register. No Write cycle is apparent to the system.


AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)

Symbol	Parameter ⁽¹⁾	Test Condition	10498S12 100498S12 101498S12		10498S15 100498S15 101498S15		Unit
			Min.	Max.	Min.	Max.	
Read Cycle							
tAA ⁽²⁾	Address Access Time	—	—	12	—	15	ns
tACS	Chip Select Access Time	—	—	5	—	5	ns
tRCS	Chip Select Recovery Time	—	—	5	—	5	ns
tOH	Data Hold from Address Change	—	3	—	3	—	ns
tOLEL	Latch Enable Low Pulse Width	—	5	—	5	—	ns
tAHO	Address Valid to $\overline{\text{OLE}}$ High	—	14	—	17	—	ns
tDH	Data Hold from Clock Low	—	0	—	0	—	ns
tDR	Data Ready from Clock Low	—	0	4	0	4	ns


- NOTES:
1. Input and Output reference level is 50% point of waveform.
2. Read Data is valid at tAA or tAHO - tOLEL + tDR, whichever is larger; that is, Read Data is valid at the access time unless Output Latch Enable is high, and then access is tDR after $\overline{\text{OLE}}$ goes low.

2779 b1 12


READ CYCLE GATED BY CHIP SELECT



READ CYCLE GATED BY ADDRESS



OUTPUT LATCH TIMING



2779 drw 08

AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)


Symbol	Parameter ⁽¹⁾	Test Condition	10498S12 100498S12 101498S12		10498S15 100498S15 101498S15		Unit
			Min.	Max.	Min.	Max.	
Write Cycle							
tW	Write Pulse Width	—	10	—	12	—	ns
tWSCS	Setup Time for Chip Select	—	1	—	1	—	ns
tWTCS	CS Set-Up, Terminated Write	—	2	—	2	—	ns
tWSA	Setup Time for Address	—	1	—	1	—	ns
tWSD	Setup Time for Data In	—	1	—	1	—	ns
tWHCS	Hold Time for Chip Select	—	2	—	2	—	ns
tWHA	Hold Time for Address	—	2	—	2	—	ns
tWHD	Hold Time for Data In	—	2	—	2	—	ns
tWS	Write Disable Time	—	—	5	—	5	ns
tWR	Write Recovery Time	—	—	5	—	5	ns

NOTES:

1. Input and Output reference level is 50% point of waveform.

2779 dcl 13

WRITE CYCLE TIMING DIAGRAM



2779 drw 10

5

ORDERING INFORMATION

IDT	XXX	X	XX	X	X		
	Device Type	Architecture	Speed	Package	Process/ Temp. Range		
					Blank		Commercial
					C		Sidebrase DIP
					Y		Small-outline J-bend
					12		Speed in Nanoseconds
					15		
					S		Standard (Write Logic, Read Latch)
					10498		64K (16K x 4-bits) BiCMOS ECL-10K Static RAM with Conditional Write
					100498		64K (16K x 4-bits) BiCMOS ECL-100K Static RAM with Conditional Write
					101498		64K (16K x 4-bits) BiCMOS ECL-101K Static RAM with Conditional Write

2779 drw 11