

HIGH-SPEED BICMOS ECL STATIC RAM 64K (16K x 4-BIT) with CONDITIONAL WRITE

ADVANCE INFORMATION IDT10498 IDT100498 IDT101498

FEATURES:

- · 16,384-words x 4-bit organization
- Address access time: 12/15ns
- · Read Data output latch for extended hold time
- · Short Write Cycle input data and address valid time
- · Write Cycle may be terminated very late in the cycle
- Pin compatible with standard 16K x 4
- · Through-hole DIP and surface-mount packages


DESCRIPTION:

The IDT10498, IDT100498 and IDT101498 are 65,536-bit high-speed BiCEMOS™ ECL static random access memories organized as 16K x 4, with inputs and outputs fully compatible with ECL levels. Internal registers on inputs

provide enhanced Write Cycle performance over conventional RAMs, while output read data latch allows longer output data hold time providing easier design and improved system level cycle times.

In the read mode, this device is pinout and timing compatible with the standard asynchronous SRAMs (IDT10494), yet the addition of an output latch with separate enable control allow output data to be captured and held long into the next cycle. This minimizes noise on the data bus and provides better set-up time margin for the next logic stage in pipelined applications.

In the write mode, the device adds an invisible pipeline stage in the write address and data paths, allowing very short set-up and hold times for these inputs and less stringent requirements for the write pulse input. Additionally, the address and data paths to the input register are gated by the Conditional Write Multiplexor, which allows termination of a Write cycle late in the cycle.



COMMERCIAL TEMPERATURE RANGE


SEPTEMBER 1990

© 1990 Integrated Device Technology, Inc.

5.8-1

DSC-8012/1

PIN CONFIGURATION






300-Mil-Wide PLASTIC SOJ PACKAGE Y32

PIN DESCRIPTIONS

Symbol	Pin Name
As through A13	Address Inputs
Do through Da	Data Inputs
Qo through Q3	Data Outputs
WE	Write Enable Input
CS	Chip Select Input (Internal pull down)
OLE	Output Latch Enable
VEE	More Negative Supply Voltage
Vcc	Less Negative Supply Voltage
	2777 tol 0

LOGIC SYMBOL



AC OPERATING RANGES(1)

1/0	VEE	Temperature
10K	-5.2V ±5%	0 TO 75°C, air flow exceeding 2 m/sed
100K	-4.5V ±5%	0 TO 85°C, air flow exceeding 2 m/sed
101K	-4.75V to -5.46V	0 TO 75°C, air flow exceeding 2 m/sed
NOTE:		2777 tbl 02

^{1.} Referenced to Vcc

CAPACITANCE (TA=+25°C, f=1.0MHz)

		DIP		S	SOJ		
Symbol	Parameter	Тур.	Max.	Тур.	Max.	Unit	
CiN	Input Capacitance	4	-	3	-	рF	
Cout	Output Capacitance	6	-	3	-	рF	

TRUTH TABLE(1)

CS	WE	OLE	Data OUT (2)	Function
Н	X	X	L	Deselected
L	Н	L	RAM Data	Read
L	Н	Н	RAM Data	Output Held
L	L	х	L	Write
OTES:				27

NOTES:

1. H=High, L=Low, X≃Don't Care
2. DATAou⊤ initiated by falling edge of OLE.

2

ECL-10K ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Ratin	ıg	Value	Unit
VTERM	Terminal Voltage With Respect to GND		+0.5 to -7.0	٧
TA	Operating Temp	0 to +75	°C	
TBIAS	Temperature Ur	-55 to +125	°C	
TsTG	Storage Temperature	Ceramic Plastic	-65 to +150 -55 to +125	°C
Рт	Power Dissipati	on	2.0	W
lout	DC Output Current (Output High)		-50	mA

ECL-10K DC ELECTRICAL CHARACTERISTICS

(VEE = -5.2V, RL =50 Ω to -2.0V, TA = 0 to +75°C, air flow exceeding 2 m/sec)

Symbol	Parameter	Test C	onditions	Min. (B)	Typ.(1)	Max. (A)	Unit	TA
Voн	Output HIGH Voltage	V IN * V IHA OF	VILB	-1000 -960 -900	-885	-840 -810 -720	m∨	0°C 25°C 75°C
Vol	Output LOW Voltage	VIN = VIHA OF VILB		-1870 -1850 -1830	-	-1665 -1650 -1625	m∨	0°C 25°C 75°C
Vонс	Output Threshold HIGH Voltage	VIN = VIHB or VILA		-1020 -980 -920	-	-	m∨	0°C 25°C 75°C
Volc	Output Threshold LOW Voltage	V IN = V IHB or V ILA		_	-	-1645 -1630 -1605	m∨	0°C 25°C 75°C
ViH	Input HIGH Voltage	Guaranteed I High for All In		-1145 -1105 -1045	_	-840 -810 -720	mV	0°C 25°C 75°C
VIL	Input LOW Voltage	Guaranteed I Low for All In		-1870 -1850 -1830	-	-1490 -1475 -1450	mV	0°C 25°C 75°C
lн	Input HIGH Current	V IN = V IHA	ĊS	-	-	220	μА	-
	•		Others	-		110	μА] -
I IL	Input LOW Current	V IN = V ILB	cs	0.5	_	170	μА	-
			Others	-50		90	μА	
IEE	Supply Current	All Inputs and	Outputs Open	-260	-200	-	mA	_

NOTE:

2777 tol 06

NOTE: INJIE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions

^{1.} Typical parameters are specified at VEE = -5.2V, TA = +25°C and maximum loading.

ECL-100K ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Ratir	g	Value	Unlt
VTERM	Terminal Voltage With Respect to GND		+0.5 to -7.0	٧
TA	Operating Temp	0 to + 85	°C	
TBIAS	Temperature Un	-55 to +125	°C	
Tstg	Storage Temperature	Ceramic Plastic	-65 to +150 -55 to +125	°C
Рт	Power Dissipation	on	2.0	w
lout	DC Output Curre (Output High)	ent	-50	mA

ECL-100K DC ELECTRICAL CHARACTERISTICS

(VEE = -4.5V, RL =50 Ω to -2.0V, TA = 0 to +85°C, air flow exceeding 2 m/sec)

Symbol	Parameter	Test C	onditions	Min. (8)	Typ. ⁽¹⁾	Max. (A)	Unit
Vон	Output HIGH Voltage	V IN = V IHA O	r VILB	-1025	-955	-880	mV
VOL	Output LOW Voltage	V IN = V IHA O	r VILB	-1810	-1715	-1620	mV
Vонс	Output Threshold HIGH Voltage	VIN = VIHBO	r VILA	-1035	_	_	m۷
Volc	Output Threshold LOW Voltage	VIN = VIHBO	r VILA	_		-1610	mV
VIH	Input HIGH Voltage	Guaranteed Input Voltage High for All Inputs		-1165	_	-880	mV
VIL	Input LOW Voltage	Guaranteed I Low for All In		-1810	_	-1475	mV
l iH	Input HIGH Current	V IN = V IHA	cs	_	_	220	μА
		1	Others	-	_	110	
l L	Input LOW Current	V IN = V ILB	CS	0.5	_	170	μА
			Others	-50	_	90	1
IEE	Supply Current	All Inputs and	Outputs Open	-240	-180	_	mA
OTF-	*	-					2777 tbi

^{1.} Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

^{1.} Typical parameters are specified at VEE = -4.5V, TA = +25°C and maximum loading.

5

ECL-101K ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Ratir	ng	Value	Unit
VTERM	Terminal Voltage With Respect to GND		+0.5 to -7.0	٧
TA	Operating Temperature		0 to +75	oc.
TBIAS	Temperature Under Bias		-55 to +125	°C
Тѕтс	Storage Temperature	Ceramic Plastic	-65 to +150 -55 to +125	°C
Pτ	Power Dissipat	ion	2.0	W
lout	DC Output Current (Output High)		-50	mA

NOTE:

2778 tbl 09

ECL-101K DC ELECTRICAL CHARACTERISTICS

(VEE = -5.2V, RL =50 Ω to -2.0V, TA = 0 to +75°C, air flow exceeding 2 m/sec)


Symbol	Parameter	Test C	Condition	Min. (B)	Typ. ⁽¹⁾	Max. (A)	Unit
VoH	Output HIGH Voltage	V IN = V IHA OI	V ILB	-1025	-955	-880	mV
Vol	Output LOW Voltage	VIN = VIHA OI	r V ILB	-1810	-1715	-1620	mV
Vонс	Output Threshold HIGH Voltage	VIN = VIHB O	r VIĻA	-1035	-		mV
Volc	Output Threshold LOW Voltage	VIN = VIHB O	r V ILA	-		-1610	mV
VIH	Input HIGH Voltage	Guaranteed Input Voltage High for All Inputs		-1165	_	-880	mV
VIL	Input LOW Voltage	Guaranteed I Low for All In		-1810	-	-1475	mV
LiH	Input HIGH Current	V IN = V IHA	<u>cs</u>	-	-	220	μА
	·	İ	Others	-	_	110	
I IL	Input LOW Current	V IN = V ILB	cs	0.5		170	μА
		Ì	Others	-50		90	1
IEE	Supply Current	All Inputs and Outputs Open		-260	-200	-	mA 2778 tol 1

NOTE:


^{1.} Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

^{1.} Typical parameters are specified at VEE = -5.2V, TA = +25°C and maximum loading.

AC TEST LOAD CONDITION



AC TEST INPUT PULSE



RISE/FALL TIME

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t r	Output Rise Time	-	-	2	-	กธ
t r	Output Fall Time	-	-	2		กร
	•					2779 tbl 11

FUNCTIONAL DESCRIPTION


The IDT10498, IDT100498, and IDT101498 BiCMOS ECL static RAMs (SRAM) with CONDITIONAL WRITE provide high speed with low power dissipation typical of BiCMOS ECL. On-chip logic additionally helps improve system performance, yet the device is pinout-compatible with asynchronous equivalents (i.e... IDT10494, IDT100494, and IDT101494 respectively). The ECL-101K meets electrical specifications that combine the ECL-100K temperature and voltage compensated output levels with the high-speed of ECL-10K VEE compatibility (-5.2V).

As can be seen in the Functional Block Diagram on the title

page, this device contains clocked input registers to sample and hold addresses and input data, during a write cycle only. Inputs are sampled on the rising edge of the Write Enable (\overline{WE}) . The write cycle is pipelined: the memory cell is written during the \overline{WE} -low time in the next cycle. Additionally, the address and data paths to the input register are gated by the Conditional Write Multiplexor, which allows termination of a Write cycle late in the cycle.

Read cycles are not pipelined and operate identically to an asynchronous device, except that an output latch is provided to capture and hold Read data.

FUNCTIONAL DESCRIPTION TIMING EXAMPLE



5.8-6

READ TIMING

The read timing on the device is asynchronous. DataOUT is held low until the device is selected by Chip Select (\overline{CS}) . Then Address (ADDR) settles and data appears on the output after time tAA, as at ① below.

DataouT is held for a short time (toH) after the address begins to change for the next access, as can be seen at ?— allowing addresses to begin to change early for the next cycle—then ambiguous data is on the bus until a new time tAA.

To avoid this noise on the bus and provide for longer output hold time, this device includes an output Read data latch which allows Read data to flow out while Output Latch Enable (OLE) is low, and then hold when OLE is high. Thus in the example below Read data at **6** is held until Read data at **6** is ready for output.

Note that Dataout is disabled (held low) by CS high or WE low, regardless of the state of the Output Latch.

DESELECT TIMING

Deselect timing is identical to a standard asynchronous device. This case occurs at **②** below. Outputs attain the disable state (low) trics later Chip Select (CS) is taken to a high logic state. Status of other inputs do not effect the disabling of the device when chip select is de-asserted.

WRITE TIMING

Write cycles pipelined to allow easier design and higher system performance. The write pulse created on the WE input is used as a strobe to clock in the Write Address and Data into a register. This address and data are held in the register until the next write cycle, when they are used to write into the memory array through the Input Multiplexor.

Note the very short valid window required for Write Address and Data inputs. This is because these signals are captured by the input register. This means that input data may arrive

late in the cycle, as at 6 below, or data and address may arrive late, as at 6 below.

Dataout is disabled during the Write Cycle. If \overline{CS} is held low (active) and addresses remain unchanged, the Dataout pins will output the written data after "Write Recovery Time" (twn), as for a standard asynchronous device.

There is a special case when a Read cycle follows directly a Write Cycle to the same address. The memory array has not yet been updated with the Write data — it is still in the input register. This case is handled by including an address comparator and Output Multiplexor on the device: if the address being presented on the input pins is the same as the address stored in the input register, the data presented to the output pins is also from the input register.

CONDITIONAL WRITE

In certain system architectures, the decision whether to write data within a cycle occurs late in the cycle. An example might be cache hit logic taking time to decide if a cache line needs to be updated. This device allows a write to be initiated, yet terminated very late in the cycle by using Chip Select should a write not be required by the system.

The Conditional Write Multiplexor controlled by Chip Select makes this possible. In a normal Write cycle, \overline{CS} is low and the Multiplexor delivers the state of the addresses and data on the input pins to the Input Multiplexor and Input Register, respectively. Because \overline{CS} does not gate the Write Pulse logic, it has a short valid window requirement.


To terminate the Write cycle, as shown at **6** below, all that is required is to bring \overline{CS} to a high logic state. This switches the Conditional Write Multiplexor to circulate the previously written address and data (held in the Input Register) around to be clocked again into the Input Register. No Write cycle is apparent to the system.

AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)


		Test	10049	8512 98512 98512	1049 10049 10149		
Symbol	Parameter ⁽¹⁾	Condition	Min.	Max.	Min.	Max.	Unit
Read Cyck	•						•
taa ⁽²⁾	Address Access Time	-		12	-	/ ² 15	ns
tacs	Chip Select Access Time	_	_	5	_	5	ns
trics	Chip Select Recovery Time	-	- 3	≫ 5	- 3	§ 5	ns
tон	Data Hold from Address Change	- 1	3 ※	· -	3 *	-	ns
tolel	Latch Enable Low Pulse Width		5	-	5	_	ns
taho	Address Valid to OLE High	- 1	14	_	17	-	ns
ton	Data Hold from Clock Low	1 - T	0 💨	_	0	-	ns
tor	Data Ready from Clock Low	-	0	4	0	4	ns

NOTES:

READ CYCLE GATED BY CHIP SELECT



READ CYCLE GATED BY ADDRESS



TAHO: tOLEL-DATAOUT

2779 drw 09

2779 th 12

5.8-8


^{1.} Input and Output reference level is 50% point of waveform.

2. Read Data is valid at the access time unless Output Latch Enable is high, and then access is ton after OLE goes low.

AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)

		Test	10498S12 100498S12 101498S12		10498S15 100498S15 101498S15		
Symbol	Parameter ⁽¹⁾	Condition	Min.	Max.	Min.	Max.	Unit
Write Cycle							
tw	Write Pulse Width	-	10	-	12	-	ns
twscs	Setup Time for Chip Select	-	1		1	-	ns
twrcs	CS Set-Up, Terminated Write	=	2	- I	2	. -	ns
twsa	Setup Time for Address		1 ;	-	1 ,	_	ns
twsp	Setup Time for Data In	_	1 🖁	-	1 🕺	_	ns
twics	Hold Time for Chip Select	_	2	_	2	_	ns
twha	Hold Time for Address	_	2	-	2		ns
twHD	Hold Time for Data In	-	2		2		ns
tws	Write Disable Time	_	- *	5		5	ns
twn	Write Recovery Time	-		5		5	ns 2779 tol 1

NOTES:
1. Input and Output reference level is 50% point of waveform.



ORDERING INFORMATION

