

# BICMOS STATIC RAM 64K (8K x 8-BIT)

IDT71B64

#### **FEATURES:**

- · 8K x 8 organization
- JEDEC standard 28-pin DIP and SOJ
- Fast access time and cycle time
   Commercial: 8/10/12 (max.)
- Produced with advanced BiCMOS high-performance technology
- · Bidirectional inputs and outputs directly TTL compatible


### **DESCRIPTION:**

The IDT71B64 is a 65,536-bit high-speed static RAM organized as 8K x 8. It is fabricated using IDT's high-performance, high-reliability BiCMOS technology.

The IDT71B64 offers address access times as fast as 8ns. All inputs and outputs of the IDT71B64 are TTL-compatible. The device has 2 chip selects for simplified address decoding.

The IDT71B64 is packaged in JEDEC standard 300-mil 28-pin plastic DIP and SOJ packages.

### **FUNCTIONAL BLOCK DIAGRAM**




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

©1992 Integrated Device Technology, Inc.

6.9 -/ DSC-1071/2

#### PIN CONFIGURATIONS



## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG Storage Temperature		-55 to +125	°C
IOUT	DC Output Current	50	mA

#### NOTE:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

#### **CAPACITANCE** (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit	
Cin	Input Capacitance	VIN = 0V	8	pF	
Соит	Output Capacitance	Vout = 0V	8	pF	

#### NOTE:

2976 tbl 03 1. This parameter is determined by device characterization, but is not production tested.

# TRUTH TABLE(1,2)

	INP	UTS					
WE	CS1	CS2	OE	1/0	FUNCTION		
Х	Н	Х	Х	High-Z	Deselected-Standby (IsB)		
Х	VHC(3)	Х	Х	High-Z	Deselected-Standby (ISB1		
X	Х	L	Х	High-Z	Deselected-Standby (ISB)		
Х	Х	VLC(3)	Х	High-Z	Deselected-Standby (ISB1)		
Н	L	Н	H	High-Z	Outputs Disabled		
Н	L	Н	Ĺ	DATAOUT	Read Data		
L	Г	Н	Χ	DATAIN	Write Data		

#### NOTES:

- 1.  $H = V_{IH}$ ,  $L = V_{IL}$ , X = Don't care.
- 2. VLC = 0.2V, VHC = VCC -0.2V.
- Other inputs ≥VHC or ≤VLC.

### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	vcc		
Commercial	0°C to +70°C	0V	5V ± 10%		

2976 thi 04

2976 thi 02

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	VCC+0.5	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

NOTE:

2976 tbl 01

2976 tbl 04 1. VIL (min.) = -1.5V for pulse width less than 10ns, once per cycle.

2896 tbl 06

## DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5.0V \pm 10\%, V_{LC} = 0.2V, V_{HC} = V_{CC} - 0.2V)$ 

		71B64S8 <sup>(3)</sup>	71B64S10	71B64S12	
Symbol	Parameter	Com'l.	Com'l.	Com'i.	Unit
ICC	Dynamic Operating Current, CS2 ≥ VIH and CS1 ≤ VIL, Outputs Open, VCC = Max., f = fMAX <sup>(2)</sup>	180	170	170	mA
ISB	Standby Power Supply Current (TTL Level)  CS1 ≥ VIH or CS2 ≤ VIL, Outputs Open,  VCC = Max., f = fMAX <sup>(2)</sup>	50	50	50	mA
ISB1	Full Standby Power Supply Current (CMOS Level)  CS1 ≥ VHC or CS2 ≤ VLC, Outputs Open,  VCC = Max., f = 0 <sup>(2)</sup> , VIN ≤ VLC or VIN ≥ VHC	20	20	20	mA

#### NOTES:

1. All values are maximum guaranteed values.


2. fMAX = 1/tRc (all address inputs are cycling at fMAX); f = 0 means no address input lines are changing.

3. Preliminary only.

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1, 2 and 3

2976 tbi 06



DATAOUT 255Ω

2976 drw 03

5V

Figure 1. AC Test Load

\*Includes jig and scope capacitance.

Figure 2. AC Test Load (for tcLz 1,2, toLz, tcHz 1, 2, toHz, twHz, tow)




Figure 3. Lumped Capacitive Load, Typical Derating

### DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$ 

			IDT7		
Symbol	Parameter	Test Condition	Min.	Max.	Unit
ILII	Input Leakage Current	VCC = Max., VIN = GND to VCC		5	μА
ILO	Output Leakage Current	$VCC = Max., \overline{CS}_1 = VIH, CS_2 = VIL, VOUT = GND to VCC$		5	μА
VOL	Output LOW Voltage	IOL = 10mA, VCC = Min.		0.5	T V
		IOL = 8mA, VCC = Min.		0.4	
Vон	Output HIGH Voltage	IOH = -4mA, VCC = Min.	2.4		V

2976 tbl 07

# AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, Commercial Temperature Ranges)

		71B6	4S8 <sup>(3)</sup>	71B64S10		71B64S12		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	cle							
tRC	Read Cycle Time	8		10	_	12		ns
tAA	Address Access Time		8	_	10	_	12	ns
tACS1,2	Chip Select-1, 2 Access Time <sup>(1)</sup>		8		10	_	12	ns
tCLZ1,2(2)	Chip Select-1, 2 to Output in Low-Z	2		2	_	2		ns
tOE	Output Enable to Output Valid		4	_	5		6	ns
tOLZ(2)	Output Enable to Output in Low-Z(2)	2	_	2		2		ns
tCHZ1,2(2)	Chip Deselect-1, 2 to Output in High-Z <sup>(2)</sup>		4		5		6	ns
tOHZ(2)	Output Disable to Output in High-Z(2)	_	4		4	_	5	ns
tOH	Output Hold from Address Change	2	<del>                                     </del>	2		3		ns
tPU <sup>(2)</sup>	Chip Select to Power-Up Time	0	-	0		0		ns
tPD <sup>(2)</sup>	Chip Deselect to Power-Up Time		8	_	10		12	ns
Write Cyc	cle							
tWC	Write Cycle Time	8		10	_	12		ns
tAW	Address Valid to End-of-Write	7		8	-	10	_	ns
tCW1	Chip Select to End-of-Write (CS1)	7		8		10	_	ns
tCW2	Chip Select to End-of-Write (CS2)	7		7		9		ns
tAS	Address Set-up Time	0		0		0		ns
tWP	Write Pulse Width	7		7	_	9	_	ns
tWR	Write Recovery Time	0		0		0		ns
tWHZ <sup>(2)</sup>	Write Enable to Output in High-Z(2)		4	_	5	1	6	ns
tDW	Data Valid to End-of-Write	5		5		6		ns
tDH	Data Hold from Write Time	0		0		0		ns
tOW(2)	Output Active from End-of-Write <sup>(2)</sup>	2		2		2		ns


1. Both chip selects must be active for the device to be selected.

6.9-4


<sup>2.</sup> This parameter is guaranteed by device characterization, but is not production tested.

# TIMING WAVEFORM OF READ CYCLE NO. 1(1) **ADDRESS** tolz (5) tacs2 t CLZ2 (5) tonz (5) tACS1 t CHZ1 (5) t CLZ1 (5)\_ DATA VALID DATAOUT 2976 drw 06

# TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>




# TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>




## 1. WE is HIGH for read cycle.

- 2. Device is continuously selected,  $\overline{CS}_1 = VIL$ ,  $CS_2 = VIH$ .
- 3. Address valid prior to or coincident with CS₁ transition LOW and CS₂ transition HIGH.
  4. OE is LOW.
- 5. Transition is measured ±200mV from steady state.

# TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 6)



# TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2)



#### NOTES:

- WE, CS1 or CS2 must be inactive during all address transitions.
- 2. A write occurs during the overlap of a LOW WE, a LOW CS1 and a HIGH CS2.
- twR1, 2 is measured from the earlier of CS1 or WE going HIGH or CS2 going LOW to the end of the write cycle.
- 4. During this period, I/O pins are in the output state so that the input signals must not be applied.

  5. If the CS: LOW transition or CS2 HIGH transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.

  6. OE is continuously HIGH. If OE is LOW during a WE controlled write cycle, the write pulse width must be greater than or equal to twize + tow to allow the
- I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse width is as short as the specified twp.
- 7. Transition is measured ±200mV from steady state.

6.9-6

## **ORDERING INFORMATION**

