

CMOS LSI PARALLEL INPUT PLL FREQUENCY SYNTHESIZER

T-50-17

INTERNATIONAL INCOCURCUITS INC

PRODUCT FEATURES

- >40 MHz Typical Input Capability @ V_{DD} = 5V
- On- or Off-Chip Reference Oscillator Operation with Buffered Output
- Lock Detect Signal
- Dual Modulus/Parallel Programming
- 8 User-Selectable ÷R Values: 8, 64, 128, 256, 512, 1024, 1160, 2048
- Packaging Options Include: Plastic and Ceramic Dual-In-Line, Plastic J-Leaded, Ceramic Leadless Chip Carriers, and Small-Outline Packages. Die available for Hybrid Applications.
- Grades Available Include: Commercial, Military Operating Range, and Military Screened


The second second

PRODUCT DESCRIPTION:

The IMI145152 is one of a family of LSI PLL frequency synthesizers from International Microcircults. In the 28-pin ceramic or plastic dual-in-line packages, this product is pin-for-pin compatible with the MC145152, and can be used as a direct replacement with identical or superior operating characteristics. This product can be alternatively packaged to meet your needs. MIL-STD-883 screening is available for high-reliability applications.

The IMI145152 CMOS PLL frequency synthesizer is programmed by 16 parallel inputs. The device features consist of a reference oscillator, selectable-reference divider, two output phase detector, 10-bit programmable ÷N counter and 6-bit programmable ÷A counter. When combined with a loop filter and VCO, the IMI145152 can provide all the remaining functions for a PLL frequency synthesizer operating up to the device's frequency limit. For higher VCO frequency operation, a down mixer or a dual modulus prescaler can be used between the VCO and IMI145152.

BLOCK DIAGRAM



NOTE: N0 through N9, A0 through A5 and RA0 through RA2 have pullup resistors not shown.

MAXIMUM RATINGS							
Rating	Symbol	Value	Unit				
DC Supply Voltage	V _{DD}	-0.5 to +10	Vdc				
Input Voltage, All Inputs	V _{ín}	-0.5 to V _{DD} +0.5	Vdc				
Operating Temperature Range	TA	-55 to +125	°C				
Storage Temperature Range	T _{stg}	65 to +150	°C				

(Voltage Referenced to V_{SS})

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, V_{in} and V_{out} should be constrained to the range:

 $V_{SS} < (V_{in} \ or \ V_{out}) < V_{DD}$

Unused inputs must always be tied to an appropriate logic voltage level (either V_{SS} or V_{DD}).

74 -4	1 12 Ex	EL	ECT	TRIC	AL	CH/	IRA	413:	IST	CS3	2		e de la composición della comp	.:
Ob an atambel		ibol V _{DD}	−55°C		-40°C		25°C		85°C		125°C		Unite	
Characteristic	Symbol		Min	Max	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Office
Power Supply Voltage	V _{DD}	_	3	8	3	8	3	_	8	3	8	3	8 .	Vdc
Output Voltage V _{In} = V _{DD} or 0	Vol	3 5 8	111	0.05 0.05 0.05	1 1 1	0.05 0.05 0.05	-	0 0 0	0.05 0.05 0.05		0.05 0.05 0.05		0.05 0.05 0.05	Vdo
$V_{in} = 0 \text{ or } V_{DD}$	V _{ОН}	3 5 8	2.95 4.95 7.95	111	2.95 4.95 7.95	- - -	2.95 4.95 7.95	3 5 8	=	2.95 4.95 7.95	111	2.95 4.95 7.95		Val
Input Voltage V _O = 2.5 or 0.5 V _O = 4.5 or 0.5 V _O = 7.5 or 1.5	V _{IL}	3 5 8	111	0.9 1.5 2.4	1 1 1	0.9 1.5 2.4	<u> </u>	1.35 2.75 3.65	0.9 1.5 2.4	111	0.9 1.5 2.4	111	0.9 1.5 2.4	Vdo
$V_O = 0.5 \text{ or } 2.5$ $V_O = 0.5 \text{ or } 4.5$ $V_O = 1.5 \text{ or } 7.5$	V _{iH}	3 5 8	2.1 3.5 5.6	1	2.1 3.5 5.6	111	2.1 3.5 5.6	1.65 2.75 4.45		2.1 3.5 5.6	1 1 1	2.1 3.5 5.6	11	Vui
Output Current V _{OH} = 2.7 V _{OH} = 4.6 V _{OH} = 7.5	Юн	3 5 8	~1.6 ~2.4 ~4.8	1 1	-1.6 -2.4 -1.6	1 1	-1.4 -2.0 -3.6	-2.0 -2.8 -4.6	=	-0.8 -1.6 -2.8	<u>-</u>	-0.8 -1.6 -2.8	-	
$V_{OH} = 2.7 \text{ OSC}_{out}$ $V_{OH} = 4.6 \text{ only}$ $V_{OH} = 7.5$	Юн	3 5 8	-0.8 -1.2 -2.4		-0.8 -1.2 -0.8	111	-0.7 -1.0 -1.8	-1.0 -1.4 -2.3	=	-0.4 -0.8 -1.4	=	-0.4 -0.8 -1.4	- -	m A
$V_{OL} = 0.3$ $V_{OL} = 0.4$ $V_{OL} = 0.5$	loL	3 5 8	1.6 2.4 4.8	I - I	1.6 2.4 1.6	111	1.4 2.0 3.6	2.0 2.8 4.6	<u>-</u>	0.8 1.6 2.8	1 1 1	0.8 1.6 2,8	1 1	mAdc
$V_{OL} = 0.3 \text{ OSC}_{out}$ $V_{OL} = 0.4 \text{ only}$ $V_{OL} = 0.5$	l _{OL}	3 5 8	0.8 1.2 2.4	 	0.8 1.2 0.8		0.7 1.0 1.8	1.0 1.4 2.3		0.4 0.8 1.4		0.4 0.8 1,4	<u>-</u>	
Input Current fin, OSCin	l _{in}	8	_	±50	_	±50	_	±10	±25		±22		±22	
Other Inputs	l _{IH}	8		±0.3		±0.3		±.00001	±0.1		±1.0		±1.0	μΑ
(With Pullup)	l _{IL}	8		400		-400		-90	-200		-170		-170	
Input Capacitance	Cin	3-8		10		10		6	10		10		10	pl
Output Capacitance	Cout	3-8		10	_	10		6	10	_	10	-	10	р
Quiescent Current (Static)	l _{DD}	8	_	150	_	150	_	40	150		150	_	150	μΑ

Characteristic	Symbol	VDD	Min	Тур	Max	Unit
Output Rise and Fall Time		3	l —	30	40	
OSC _{out}		5		20	30	
OSOOUT	t _{TLH}	8		10	20	ns
	t _{THL}	3		15	20	***
Others		5	l —	10	15	ł
	. 1	8		5	10	1
		3		90	135	
Propagation Delay Time fin to Modulus Control	t _{PLH}	5		55	80	l n
	^T PHL	8		35	50	ĺ
Outrot Poles Width		3	10	40	90	
Output Pulse Width	two	5	5	25	55	l n
PHIR, PHIV with f _R in Phase with f _V	""	8	1	15	35	
June 1 Mine and Fall Times		3	_	10	5	
Input Rise and Fall Times	t _{TLH}	5		5	2	m
OSC _{in} , f _{in}	t _{THL}	lä	1 —	2	0,5	'''

 $(TA = -55^{\circ}C \text{ to } + 125^{\circ}C, C_{L} = 50 \text{ pF})$

FREQUENCY CHARACTERISTICS							
Characteristic	Symbol	V _{DD}	-55°C to 125°C Max	Typical	-40°C to 85°C Max	Units	
Operating Frequency f _{In} OSC _{In} Input = SQ Wave V _{DD} -V _{SS} or Sinewave 500mVP-P	f _{max}	3 5 8	15 20 25	35 40 45	17 23 28	MHz	

fin (Pin 1) - Input to the positive edge triggered ÷ N and + A counters. fin is typically derived from a dual modulus prescaler and is AC coupled into pin 1. For larger amplitude signals (standard CMOS logic levels) DC coupling may be used.

V_{SS} (Pin 2) - Circuit Ground.

V_{DD} (Pin 3) - Positive power supply.

RAO, RA1, RA2 (Pins 4, 5, and 6) - These three inputs establish a code defining one of eight possible divide values for the total reference divider, as defined by the table below. Pullup resistors ensure that inputs left open remain at a logic one and require only a SPST switch to alter data to the zero state.

Refe	rence Add Code	Total Divide Value		
RA2	RA1	RA0	Divide value	
0	0	0	8	
0	0	1	64	
0	1	0	128	
0	1	1	256	
1	0	0	512	
1	0	1	1024	
1	1	0	1160	
1	1	1	2048	

 Φ R, Φ V (Pin 7 and 8) – These phase detector outputs can be combined externally for a loop error signal.

If frequency f_V is greater than f_R or if the phase of f_V is leading, then error information is provided by ΦV pulsing low, ΦR remains essentially high.

If the frequency of fy is less than fR or if the phase of f_V is lagging, then error information is provided by ΦR pulsing low, ΦV remains essentially high.

If the frequency of $f_V = f_R$ and both are in phase, then both ΦV and ΦR remain high except for a small minimum time period when both pulse low in phase.

MODULUS CONTROL (Pin 9) - Signal generated by the on-chip control logic circuitry for controlling an external dual modulus prescaler. The modulus control level will be low at the beginning of a count cycle and will remain low until the ÷ A counter has counted down from its programmed value. At this time, modulus control goes high and remains high until the ÷ N counter has counted the rest of the way down from its programmed value (N-A additional counts since both \div $\bar{\text{N}}$ and \div A are counting down during the first portion of the cycle). Modulus control is then set back low, the counters preset to their respective programmed values, and the above sequence repeated. This provides for a total programmable divide value (N_T)=N*P+A where P and P+1 represent the dual modulus control levels; N represents the number programmed into the ÷ N counter; and A represents the number programmed into the ÷ A counter.

N INPUTS (Pin 11 through 20) - The N inputs provide the data that is preset into the + N counter when it reaches the count of zero. NO is the least significant digit and N9 is the most significant. Pullup resistors ensure that inputs left open remain at a logic one and require only a SPST switch to alter data to the zero state.

A INPUTS (Pin 23, 21, 22, 24, 25, 10) – The A inputs define the number of clock cycles of $f_{\rm in}$ that require a logic zero on the modulus control output. See the explanation of dual modulus prescaling. The A inputs all have internal pullup resistors that ensure that inputs left open will remain at a logic one.

OSCout, OSCin (Pin 26 and 27) - These pins form an on-chip reference oscillator when connected to terminals of an external parallel resonant crystal. Frequency setting capacitors of appropriate value must be connected from OSCin to ground and OSCout to ground. OSCin may also serve as input for an externallygenerated reference signal. This signal will typically be AC coupled to OSCin, but for larger amplitude signals (standard CMOS-logic levels) DC coupling may also be used. In the external reference mode, no connection is required to OSCout.

LD (Pin 28) - Lock detector signal. High level when loop is locked (f_R, f_V of same phase and frequency). Pulses low when loop is out of lock.

DUAL MODULUS PRESCALING-

The technique of dual modulus prescaling is well established as a method of achieving high-performance frequency synthesizer operation at high frequencies. The approach allows relatively low-frequency programmable counters to be used as high-frequency programmable counters with speed capability of several hundred MHz. This is possible without the sacrifice in system resolution and performance that would otherwise result if a fixed (single modulus) divider was used for the prescaler.

In dual modulus prescaling, the lower-speed counters must be uniquely configured. Special control logic is necessary to select the divide value P or P+1 in the prescaler for the required amount of time (see modulus control definition). The IMI145152 contains this feature, and can be used with a variety of dual modulus prescalers to allow speed, complexity, and cost to be tailored to the system requirements. Prescaler with P, P+1 divide values in the range of $\div 3/\div 4$ to $\div 64/\div 65$ can be controlled by the IMI145152.

DESIGN GUIDELINES APPLICABLE TO THE IMI145152

The system total divide value (N_{total}) will be dictated by the application:

 $N_{total} = \frac{frequency into the prescaler}{frequency into the phase detector} = N^*P + A$

N is the number programmed into the \div N counter; A is the number programmed into \div A counter. P and P+1 are two selectable divide ratios available in the two modulus prescalers. To have a range of N_{total} values in sequence, the \div A counter is programmed from zero through P-1 for a particular value N in the \div N counter. N is then incremented to N+1, and the \div A is sequenced from zero through P-1 again.

There are minimum and maximum values that can be achieved for N_{total} . These are a function of P and the size of the ÷ N and ÷ A counters. The constraint N \geqslant A always applies. If $A_{max} = P-1$, then $N_{min} \geqslant P-1$; then $N_{total-min} = (P-1)P+A$ or (P-1)P, since A is free to assume the value of zero.

$$N_{total-min} = N_{max}^*P + A_{max}$$

To maximize system frequency capability, the dual modulus prescaler's output must go from low to high after each group of P or P+1 input cycles. The prescaler should divide by P when its modulus control line is high, and by P+1 when its modulus control is low.

For the maximum frequency into the prescaler (F_{VCO} max), the value used for P must be large enough so that:

- A. F_{VCO} max divided by P may not exceed the frequency capability of Pin 1 of the IMI145152.
- B. The period of F_{VCO} divided by P must be greater than the sum of the times:
 - a. Propagation delay through the dual modulus prescaler.
 - Prescaler setup or release time relative to its modulus control signal.
 - Propagation time from f_{in} to the modulus control output for the IMI145152.

A sometimes useful simplification in the IMI145152 programming code can be achieved by choosing the values for P of 8, 16, 32, 64. For these cases, the desired value to N_{total} will result when N_{total} in binary is used as the program code to the \div N and \div A counters in the following manner:

- A. Assume the \div A counter contains "b" bits where $2^b = P$.
- B. Always program all higher order ÷ A counter bits above "b" to zero.
- C. Assume the ÷ N counter and ÷ A counter (with all the higher order bits above "b" ignored) combined into a single binary counter of 10+b bits in length. The MSB of this "hypothetical" counter is to correspond to the LSB of ÷ A. The system divide value, N_{total}, now results when the value of N_{total} in binary is used to program the "new" 10+b bit counter.


CONNECTION DIAGRAMS

DUAL-IN-LINE PACKAGES*

Taligation of

fin 🗆 | пр 28 Vss 🗆 27 osc_{in} V₀₀ □ □ osc_{out} 26 RA0 25 24 🗖 A3 RA1 23 🗖 A0 RA2 PHIR [22 🗀 A2 PHIV [21 🗀 A1 Mod Control 20 □ N9 A5 [10 19 □ N8 NO [11 18 🔲 N7 17 🗀 N6 N1 [12 16 🗔 N5 N2 [13 N3 15 🗀 N4

CHIP CARRIER



DIE LAYOUT

NOTE: Pin numbers correspond to DIP pin-out.

ORDERING INFORMATION

VALID COMBINATIONS:

IMI145152028PB
IMI145152028QB
IMI145152028XB
IMI145152028ST
IMI145152028SK
IMI145152028LT
IMI14515200DG
IMI14515200DQ

For detailed ordering information see page 2.