


# 128Kx32 12V FLASH MODULE, SMD 5962-94610


#### **FEATURES**

- Access Times of 120, 150, 200ns
- Packaging
  - 66 pin, PGA Type, 1.075 inch square, Hermetic Ceramic HIP (Package 400)
  - 68 lead, 40mm, Hermetic CQFP (Package 501)
  - 68 lead, Hermetic CQFP (G2), 22mm (0.880 inch) square (Package 500). Designed to fit JEDEC 68 lead 0.990" CQFJ footprint (Fig. 3)
- Chip Erase
- 10,000 Erase/Program Cycles Minimum at 125°C; 100,000 Typical at 25°C
- Organized as 128Kx32

- Commercial, Industrial and Military Temperature Ranges
- 12 Volt Programming; 5V (±10%) Supply
- Low Power CMOS, 4mA Standby Typical
- Hardware and Software Write Protection
- TTL Compatible Inputs and Outputs
- Built-in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Weight WF128K32-XG2X - 8 grams typical WF128K32-XH1X - 13 grams typical WF128K32-XG4X - 20 grams typical

#### FIG. 1 PIN CONFIGURATION FOR WF128K32N-XH1X, SMD 5962-94610 **PIN DESCRIPTION TOP VIEW** Data Inputs/Outputs 12 23 45 Ao-16 Address Inputs OI/O8 OWE2 OI/O₁5 I/O24 O Vcc O I/O31 O WE<sub>1-4</sub> Write Enables OI/O₃ OCS2 OI/O14 CS1-4 Chip Selects OI/O10 OGND OI/O13 I/O26 \( \overline{WE}\_4 \) I/O29 \( \overline{O}\_29 \) ŌĒ Output Enable OA14 OI/O11 OI/O12 A7 O 1/O27 O 1/O28 O Vcc Power Supply $V_{PP}$ Program/Erase Supply OA18 OA10 OOE GND Ground $\bigcirc$ A9 ONC VPP A5 NC Not Connected OWE₁ A13 A6 A3 O **BLOCK DIAGRAM** As \( \overline{WE}\_3 \) |/O23 \( \overline{O}\_23 \) ONC OVCC OI/O7 WE<sub>1</sub>CS<sub>1</sub> WE₄CS₄ $\bigcirc I/O_0 \quad \bigcirc \overline{CS}_1 \quad \bigcirc I/O_6$ I/O<sub>17</sub> O GND O I/O<sub>21</sub> O OI/O1 ONC ○1/O<sub>5</sub> 128K x 8 128K x 8 128K x 8 128K x 8 1/018 0 1/019 1/020 0 OI/O2 OI/O3 OI/O4 I/O 16-23 I/O24-31





#### **ABSOLUTE MAXIMUM RATINGS**

Parameter		Unit
Operating Temperature	-55 to +125	°C
Storage Temperature	-65 to +150	°C
Voltage on Any Pin With Respect to Ground	-2.0 to +7.0	<b>V</b> <sup>(1)</sup>
Voltage on Pin A <sub>9</sub> With Respect to Ground	-2.0 to +13.5	V <sup>(1,2)</sup>
VPP Supply Voltage With Respect to Ground During Erase	-2.0 to +14.0	V <sup>(1,2)</sup>
Vcc Supply Voltage With Respect to Ground	-2.0 to +7.0	<b>V</b> <sup>(1)</sup>
Output Short Circuit Current	100	mA <sup>(3)</sup>

#### NOTES

- 1. Minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods less than 20ns. Maximum DC voltage on output pins is Vcc +0.5V, which may overshoot to Vcc + -2.0V for periods less than 20ns.
- Maximum DC voltage on As or Vpp may overshoot to +14.0V for periods less than 20ns.
- $3.\;$  Output shorted for no more than one second. No more than one output shorted at a time.

**NOTICE:** Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the Operating Conditions shown below, is not recommended and extended exposure beyond the Operating Conditions may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS


Parameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	4.5	5.5	٧
Input High Voltage	ViH	2.0	Vcc+0.3	٧
Input Low Voltage	VIL	-0.5	+0.8	٧
Operating Temp. (Mil.)	Ta	-55	+125	°C
Operating Temp. (Ind.)	Ta	-40	+85	°C

#### **CAPACITANCE**

 $(TA = +25^{\circ}C)$ 

Parameter	Symbol	Conditions	Max	Unit
OE capacitance	COE	Vin = 0 V, f = 1.0 MHz	50	pF
WE <sub>1-4</sub> capacitance HIP (PGA)	Cwe	VIN = 0 V, f = 1.0 MHz	20	pF
CQFP G4			50	
CQFP G2			20	
CS <sub>1-4</sub> capacitance	Ccs	Vin = 0 V, f = 1.0 MHz	20	pF
Data I/O capacitance	C1/0	VI/O = 0 V, f = 1.0 MHz	20	pF
Address input capacitance	Cad	Vin = 0 V, f = 1.0 MHz	50	pF

This parameter is guaranteed by design but not tested.



#### **AC TEST CONDITIONS**

Parameter	Тур	Unit
Input Pulse Levels	VIL = 0, VIH = 3.0	٧
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	٧
Output Timing Reference Level	1.5	٧

#### NOTES

Vz is programmable from -2V to +7V. lot & loh programmable from 0 to 16mA. Tester Impedance  $Z_0 = 75~\Omega$ . Vz is typically the midpoint of VoH and VoL.

lo\_ & loHare adjusted to simulate a typical resistive load circuit.

ATE tester includes jig capacitance.

3

#### **TABLE 1 - BUS OPERATIONS**

Mode					Pins			
		<b>V</b> PP <sup>(1)</sup>	Ao	Ая	cs	ŌĒ	WE	DQo-DQ7
Read-only	Read	<b>V</b> PPL	Ao	<b>A</b> 9	VIL	VIL	ViH	Data Out
	Output Disable	VPPL	Х	Х	VIL	Vıн	Vıн	Tri-State
	Standby	VPPL	Х	Х	ViH	Х	Х	Tri-State
	Read	V <sub>PPH</sub>	Ao	<b>A</b> 9	Vil	VIL	Vıн	Data Out
read/write	Output Disable	Vррн	Х	Х	VIL	Vıн	ViH	Tri-State
read/write	Standby	Vррн	Х	Х	ViH	Х	Х	Tri-State
	Write	V <sub>PPH</sub>	Ao	<b>A</b> 9	Vil	Vıн	VIL	Data In

- 1. Refer to DC Characteristics. When VPP = VPPL memory contents can be read but not written or erased.
- Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 2. All other addresses low.
  Read operations with Vpp = VPPH may access array data or the Intelligent Identifier codes.
  With Vpp at high voltage, the standby current equals Icc + Ipp (standby).
  X can be VIL or VIH.

### **DC CHARACTERISTICS**

 $(Vcc = 5.0V, Vss = 0V, TA = -55^{\circ}C to +125^{\circ}C)$ 

Parameter	Symbol	Conditions		20	<u>-1</u>	<u>50</u>	-2	200	Unit
			Min	Max	Min	Max	Min	Max	
Input Leakage Current	lu	Vcc = 5.5, Vin = GND or Vcc		10		10		10	μΑ
Output Leakage Current	lLO	Vcc = 5.5, Vin = GND or Vcc		10		10		10	μΑ
Vcc Read Current x 32 Mode	Iccx32	CS = VIL, OE = VIH, f = 5MHz		120		120		120	mA
Standby Current	IsB	CS = ViH, OE = ViH, f = 5MHz		6.5		6.5		6.5	mA
Output Low Voltage	Vol	loL = 2.1, mA, Vcc = 4.5		0.45		0.45		0.45	٧
Output High Voltage	Vон	loн = -2.5mA, Vcc = 4.5	2.4		2.4		2.4		V
Vcc Programming Current	Icc2	Programming in Progress		120		120		120	mA
Vcc Erase Current	Іссз	Erasure in Progress		120		120		120	mA
VPP Programming Current	IPP2	Programming in Progress		120		120		120	mA
VPP Erase Current	IPP3	Erasure in Progress		120		120		120	mA
VPP Read Current	IPPRx32	VPP = VPPH Max		800		800		800	μΑ
VPP During Read Operation	<b>V</b> PPL		0	6.5	0	6.5	0	6.5	V
VPP During Read/Write	<b>V</b> PPH		11.4	12.6	11.4	12.6	11.4	12.6	V
V <sub>PP</sub> Leakage	IPPS	VPP = VPPL		50		50		50	μA

NOTE: DC test conditions: VIH = Vcc -0.3V, VIL = 0.3V

#### AC CHARACTERISTICS - WRITE/ERASE/PROGRAM OPERATIONS

 $(Vcc = 5.0V, Vss = 0V, TA = -55^{\circ}C to +125^{\circ}C)$ 

Parameter	Symbol		-1	<u>20</u>	<u>-1</u> :	<u>50</u>	-2	00	Unit
			Min	Max	Min	Max	Min	Max	
Write Cycle Time	tavav	twc	120		150		200		ns
Chip Select Setup Time	telwl	tcs	20		20		20		ns
Write Enable Pulse Width	twLwH	twp	80		80		80		ns
Address Setup Time	tavwh	tas	0		0		0		ns
Data Setup Time	tоvwн	tos	50		50		50		ns
Data Hold Time	twndx	tдн	10		10		15		ns
Address Hold Time	twhax	tан	60		60		75		ns
Chip Select Hold Time	twheh	tсн	0		0		0		ns
Write Enable Pulse Width High	twnwl	twph	20		20		20		ns
Duration of Programming Operation	twnwh1		10		10		10		μs
Duration of Erase Operation	twnwn2		9.5		9.5		9.5		ms
Write Recovery Time before Read	twngL		6		6		6		μs


#### **AC CHARACTERISTICS – READ-ONLY OPERATIONS**


 $(Vcc = 5.0V, Vss = 0V, TA = -55^{\circ}C to +125^{\circ}C)$ 


Parameter	Symbol		<u>-120</u>		<u>-150</u>		<u>-200</u>		Unit
			Min	Max	Min	Max	Min	Max	
Read Cycle Time	tavav	trc	120		150		200		ns
Address Access Time	tavqv	tacc		120		150		200	ns
Chip Select Access Time	telqv	tcs		120		150		200	ns
OE Access Time	tglqv	toe		60		65		75	ns
Chip Select to Output Low Z (1)	telox	tız	0		0		0		ns
OE to Output Low Z (1)	tglqx	torz	0		0		0		ns
OE High to Output High Z (1)	tвног	tor		30		35		40	ns
Output Hold from Address, $\overline{\text{CS}}$ or $\overline{\text{OE}}$ Change, whichever is First		tон	0		0		0		ns

<sup>1.</sup> Guaranteed by design, but not tested.

# WHITE MICROELECTRONICS







#### PRINCIPLES OF OPERATION

The following principles of operation of the WF128K32-XXX is applicable to each of the four memory chips inside the MCM. Chip 1 is distinquished by CS1 and I/ $O_{0-7}$ , Chip 2 by CS2 and I/ $O_{8-15}$ , Chip 3 by CS3 and I/ $O_{16-23}$ , and Chip 4 by CS4 and I/ $O_{24-31}$ .

The module requires both 5VDC supply voltage for operation, and a 12VDC supply for writing command register array erasure or array programming. In the absence of voltage on the VPP pin, the device is a read-only memory. Manipulation of the external memory-control pins yields standard EPROM, read, standby, and output disable operations.

The read, standby, and output disable operations are still available when the 12 volts is applied to the VPP pin. In addition, the high voltage to VPP enables erasure and programming of the device. All functions associated with altering memory contents, erase, erase verify, program, and program verify are accessed via the command register.

Commands are written to the register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which control the erase and programming circuitry. Write cycles also internally latch page addresses and data needed for programming or erase operations. With the appropriate command written to the register, standard microprocessor read timings output data for erase and program verification.

#### WRITE PROTECTION

The command register is only active when VPP is at high voltage. Depending on the application, the system designer may choose to make the VPP power supply switchable and only available when memory updates are desired. When the high voltage is removed, the contents of the register default to the read command, the module turns back into a read-only memory, and the memory contents cannot be altered.

#### **BUS OPERATIONS**

#### **READ**

The WF128K32-XXX has two control functions, both of which must be logically active, to obtain data at the outputs. Chip-Select (CS) is the power control and should be used for device selection. Output-Enable (OE) is the output control and should be used to gate data from the output pins, independent of device selection. Figure 7 illustrates read timing waveforms.

The read operation only accesses array data when VPP is low (VPPL). When VPP is high (VPPH), the read operation can be used to access array data, and to access data for program/erase verification.

#### **OUTPUT DISABLE**

With Output-Enable at a logic-high level (VIH), output from the device is disabled. Output pins are placed in a high-impedance state.

#### **STANDBY**

With Chip-Select at a logic-high level, the standby operation disables most of the WF128K32-XXX's circuitry and substantially reduces device power consumption. The outputs are placed in a high-impedance state, independent of the Output-Enable signal. Note: If the WF128K32-XXX is deselected during erasure, programming or program/erase verification, the device draws active current until the operation is terminated.

#### **WRITE**

Device erasure and programming are accomplished via the command register, when high voltage is applied to the VPP pin. The contents of the register serve as input to the internal state-machine. The state-machine outputs dictate the function of the device.



The command register itself does not occupy an addressable memory location. The register is a latch used to store the command, along with address and data information needed to execute the command. The command register is written by bringing Write-Enable to a logic-low level (VIL), while Chip-Select is low. Addresses are latched on the falling edge of Write-Enable, while data is latched on the rising edge of the Write-Enable pulse. Standard microprocessor write timings are used.

### COMMAND DEFINITIONS

When low voltage is applied to the VPP pin of the chip selected, the contents of the command register default to 00H, enabling readonly operations.

Placing high voltage on the VPP pin of the chip selected enables read/write operations. Device operations are selected by writing specific data patterns into the command register of the chip selected. Table 2 defines these register commands.

#### **TABLE 2 - COMMAND DEFINITIONS**

	Bus Cycles	F	First Bus Cycle			Second Bus Cycle		
Command	Req'd	Oper				Addr	Data	
Read Memory	1	Write	Х	00H				
Set-up Erase/Erase	2	Write	Х	20H	Write	Х	20H	
Erase Verify	2	Write	EA	AOH	Read	Х	EVD	
Set-up Program/Program	2	Write	Х	40H	Write	PA	PD	
Program Verify	2	Write	Х	COH	Read	Х	PVD	
Reset	2	Write	Х	FFH	Write	Х	FFH	

#### NOTES:

- 1. EA = Address of memory location to be read during erase verify. PA = Address of memory location to be programmed
- Addresses are latched on the falling edge of the Write-Enable pulse
- EVD = Data read from location EA during erase verify.
  PD = Data to be programmed at location PA. Data is latched on the rising edge of Write-Enable.
  - PVD = Data read from location PA during program verify. PA is latched on the Program command.

#### READ COMMANDS

While VPP is high, for erasure and programming, memory contents can be accessed via the read command. The read operation is initiated by writing 00H into the command register. Microprocessor read cycles retrieve array data. The device remains enabled for reads until the command register contents

The default contents of the register upon VPP power-up is 00H. This default value ensures that no spurious alteration of memory contents occurs during the VPP power transition. Where the VPP supply is hard-wired to the WF128K32-XXX, the device powers-up and remains enabled for reads until the command-register contents are changed. Refer to the A.C. Read Characteristics and Waveforms for specific timing parameters. (Figure 7).

#### **SET-UP ERASE/ERASE COMMANDS**

Set-up Erase is a command-only operation that stages the device for electrical erasure of all bytes in the array. The setup erase operation is performed by writing 20H to the command register.

To commence chip-erasure, the erase command (20H) must again be written to the register. The erase operation begins with the rising edge of the Write-Enable pulse and terminates with the rising edge of the next Write-Enable pulse (i.e., Erase-Verify Command).

This two-step sequence of set-up followed by execution ensures that memory contents are not accidentally erased. Also, chip erasure can occur only when high voltage is applied to the VPP pin. In the absence of this high voltage, memory contents are protected against erasure.

#### **ERASE-VERIFY COMMAND**

The erase command erases all bytes of the array in parallel. After each erase operation, all bytes must be verified. The erase verify operation is initiated by writing A0H into the command register. The address for byte to be verified must be supplied as it is latched on the falling edge of the Write-Enable pulse. The register write terminates the erase operation with the rising edge of its Write-Enable pulse. Reading FFH from the addressed byte indicates that all bits in the byte are erased.

The erase-verify command must be written to the command register prior to each byte verification to latch its address. The process continues for each byte in the array until a byte does not return FFH data, or the last address is accessed.

In the case where the data read is not FFH, another erase operation is performed (refer to Set-up Erase/Erase). Verification then resumes from the address of the last-verified byte. Once all bytes in the array have been verified, the erase step is complete. The device can be programmed. At this point, the




verify operation is terminated by writing a valid command (e.g., Program Set-up) to the command register. Figure 9 illustrates how commands and bus operations are combined to perform electrical erasure of the WF128K32-XXX.

#### **SET-UP PROGRAM/PROGRAM COMMANDS**

Set-up program is a command-only operation that stages the device for byte programming. Writing 40H into the command register of the chip selected performs the set-up operation. Once the program set-up operation is performed, the next Write-Enable pulse causes a transition to an active programming operation. Addresses are internally latched on the falling edge of the Write-Enable pulse. Data is internally latched on the rising edge of the Write-Enable pulse. The rising edge of Write-Enable also begins the programming operation. The programming operation terminates with the next rising edge of Write-Enable, used to write the program-verify command.

#### **PROGRAM-VERIFY COMMAND**

The WF128K32-XXX is programmed on a byte-by-byte basis. Byte programming may occur sequentially or at random. Following each programming operation, the byte just programmed must be verified. The program-verify operation is initiated by writing COH into the command register of the chip selected. The register write terminates the programming operation with the rising edge of its Write-Enable pulse. The program-verify operation stages the device for verification of the byte last programmed. No new address information is latched.





## FIG. 9 ERASE ALGORITHM Start Erasure Data = 00H? **♥** No Program All Bytes to 00H Apply VPPH ADDR = 00H PLSCNT = 0 Write Erase Set-up Cmd Write Erase Cmd Time Out 10ms Write Erase Verify Cmd Time Out 6µs Read Data from Device Data PLSCNT = FFH? 1000 ¥Yes Íast Increment Address Yes Write Read Cmd Apply V<sub>PPL</sub> Apply VPPL Erasure Completed Erase Error


	Bus Operation	Command	Comments
ŀ	Орегация	Comminant	Confinents
1			
1			
1			
١			Entire memory must = 00H before erasure
1			
1			
1			NOTE:
1			Use Programming
1			algorithm (Fig. 8)
1	Standby		Wait for Vpp ramp to Vppн (=12.0V)1.
1			
1			Initialize Addresses and Pulse Count
1			
1	Write	C-+	Data = 20H
1	vvrite	Set-up Erase	Data = 20H
1		Liuse	
1	Write	Erase	Data = 20H
1			
1	Character.		Duration of Farmanation (August)
1	Standby		Duration of Erase operation (twнwн2)
1	Write	Erase	Addr = Byte to verify;
1	***************************************	Verify <sup>2</sup>	Data = A0H; Stops Erase Operation
1		,	
1	Standby		twнgL
1			
1	Read		Read byte to verify erasure
1			
1	Standby		Compare output to FFH
1	Stariday		Increment pulse count
1			morement pares sound
1			
J			
1			
1	Write	Read	Data = 00H, resets the
1	VIIIC	read	register for read operations.
J	Standby		Wait for VPP ramp to VPPL 1.
Į			


#### NOTES:

- See DC Characteristics for value of VPPH. The VPP power supply can be hard-wired to the device or switchable. When VPP is switched, VPPL may be no-connect with a resistor tied to ground, or less than Vcc + 2.0V. Refer to Principles of Operation.
- 2. Program Verify is only performed after byte programming. A final read/compare may be performed (optional) after the register is written with the Read command.
- 3. **CAUTION:** The algorithm must be followed to ensure proper and reliable operation of the device.









0 2 (0 2 0 0 )	3233	PAGIAGE	SIMD NO
128K x 32 Flash	200ns	66 pin HIP (H1)	5962-94610 01HXX
128K x 32 Flash	150ns	66 pin HIP (H1)	5962-94610 02HXX
128K x 32 Flash	120ns	66 pin HIP (H1)	5962-94610 03HXX