
								RI	EVISI	ONS										
LTR	ļ				D	ESCR	IPTI	ON			·		D	ATE	(YR-MO	-DA)		APPR	OVED	
REV								ľ				- · · · · ·			Γ	<u> </u>			<u> </u>	<u> </u>
SHEET	35																			
REV																				
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34
REV STAT				RE	V															
OF SHEET:	S 			SH	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A					ARED E		ill			DI	EFENS				S SU			rer	<u> </u>	1
	ARDI ITAF WIN	S Y			KED BY						 .	-								
THIS DRAWIN FOR USE BY A AND AGEN	G IS A ALL DEI	VAILAE PARTME	NTS	ļ.	OVED B		ıg			8-I	CROC BIT LICO	MIC	JIT, ROPR	DIO OCE:	GITA SSOR	L, 1	N-CH ONOL	IANNI ITH:	EL, IC	
DEPARTMEN	T OF D	EFENSI	Ē	DRAW	ING AP	PROVAL 3-06-1				675					Γ -	·,				
AMSC N/A				REVI	SION L	EVEL				SIZ A	ĸ		726				62-	3848	30	
DE00										SHE	ET		1		OI	=		35		1
DESC FORM 193 JUL 91																				

<u>DISTRIBUTION STATEMENT A.</u> Approved for public release; distribution is unlimited.

5962-E141-93

1. SCOPE

- 1.1 <u>Scope</u>. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes B, Q, and M) and space application (device classes S and V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device classes M, B, and S RHA marked devices shall meet the MIL-M-38510 specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	<u>Generic number</u>	Clock frequency	<u>Circuit function</u>
01	z08400	4.0 MHz	8-bit, fixed instruction microprocessor
02	z08400	2.5 MHz	8-bit, fixed instruction microprocessor
03 <u>1</u> /	z08400	6.0 MHz	8-bit, fixed instruction microprocessor

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
н	Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883
B or S	Certification and qualification to MIL-M-38510
Q or V	Certification and qualification to MIL-I-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	<u>Descriptive designator</u>	<u>Terminals</u>	Package style
Q	GDIP1-T40 or CDIP2-T40	40	Dual-in-line
x <u>1</u> /	CQCC1-N44A	44	Square leadless chip carrier, option A
Y <u>1</u> /	CQCC1-N44B	44	Square leadless chip carrier, option B

 $\underline{1}$ / Not available from an approved source of supply.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-38480
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 2
DESC FORM 193A			

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-M-38510 for classes M, B, and S or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference. 1.3 Absolute maximum ratings. 1/ Maximum power dissipation, (P_D) : 1.0 W 270°C Maximum junction temperature (T_j) - - - - - - - - - -170°C 2/ Thermal resistance, junction to case (Θ_{JC}) ------See MIL-STD-1835 1.4 Recommended operating conditions. 4.5 V minimum to 5.5 V maximum Minimum high-level input voltage v_{cc} -0.6 v Logic inputs (V_{IL})-----+0.8 V Clock input (VILC) - - - - - - - - - Frequency of operation +0.45 V 0.5 to 4.0 MHz 0.5 to 2.5 MHz 0.5 to 6.0 MHz Case operating temperature range - - - - - - - - - --55°C to +125°C Clock rise time (t_r) Device types 01 and 02 - - - - - - - - - - - - - -30 ns maximum 20 ns maximum Clock fall time (t_f)

Fault coverage measurement of manufacturing

1.5 <u>Digital logic testing for device classes Q and V</u>.

logic tests (MIL-STD-883, test method 5012) XX percent 3/

Device types 01 and 02 - - - - - - - - - - - - -

Device type 03 - - - - - - - - - - - - - - - - - -

30 ns maximum

20 ns maximum

³/ Values will be added when they become available.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-38480
		REVISION LEVEL	SHEET 3

DESC FORM 193A

Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operating at the maximum levels may degrade performance and affect reliability.

^{2/} Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening condition per method 5004 of MIL-STD-883.

2. APPLICABLE DOCUMENTS

2.1 <u>Government specifications, standards, bulletin, and handbook</u>. Unless otherwise specified, the following specifications, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATIONS

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

MIL-I-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

MILITARY

MIL-STD-480 - Configuration Control-Engineering Changes, Deviations and Waivers.

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

MIL-STD-1835 - Microcircuit Case Outlines.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

HANDBOOK

MILITARY

MIL-HDBK-780 - Standardized Military Drawings.

(Copies of the specifications, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes B and S shall be in accordance with MIL-M-38510 and as specified herein. For device classes B and S, a full electrical characterization table for each device type shall be included in this SMD. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 for device classes M, B, and S and MIL-I-38535 for device classes Q and V and herein.
 - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Block diagrams. The block diagram shall be as specified on figure 2.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-38480
		REVISION LEVEL	SHEET 4

DESC FORM 193A

- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes B and S shall be in accordance with MIL-M-38510. Marking for device classes Q and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes B and S shall be a "J" or "JAN" as required in MIL-M-38510. The certification mark for device classes Q and V shall be a "QML" as required in MIL-I-38535.
- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.3 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.2 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or device classes B and S in MIL-M-38510 or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-480.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device classes M, B, and S</u>. Device classes M, B, and S devices covered by this drawing shall be in microcircuit group number 107 (see MIL-M-38510, appendix E).
- 3.11 <u>Serialization for device class S</u>. All device class S devices shall be serialized in accordance with MIL-M-38510.
 - 3.12 PIN supersession information. Pin supersession information shall be as specified in the appendix.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein). For device classes B and S, sampling and inspection procedures shall be in accordance with MIL-M-38510 and method 5005 of MIL-STD-883, except as modified herein. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 and the device manufacturer's QM plan.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-38480
		REVISION LEVEL	SHEET 5

Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C unless otherwise specified	Refer. No	Group A subgroups	Device type	 	imits	Unit
		unless otherwise specified <u>1</u> / 4.5 ≤ V _{CC} ≤ 5.5 V	<u>2</u> /	i	 	 Min 	Max	i
lock input low voltage	v _{ILC}	V _{CC} = 4.5 V		1,2,3	ALL	-0.3	0.45	v
lock input high voltage	A ^{IHC}	V _{CC} = 4.5 V		1,2,3,	ALL	ν _c ε δ. 6	V _{CG} + 0.3	V
Input low voltage	v _{IL}	 V _{CC} = 4.5 V		1,2,3	ALL	-0.3	0.8	 V
input high voltage	V _{IH}	 V _{CC} = 4.5 V	<u> </u> 	1,2,3,	ALL	2.2	v _{cc}	V
Output low voltage	VOL	I _{OL} = 1.8 mA V _{CC} = 4.5 V	 	1,2,3	ALL		0.4	V
Output high voltage	V _{ОН}	I _{OH} = -250 μA V _{CC} = 4.5 V		1,2,3	ALL	2.4		v
Power supply current	Icc	v _{cc} = 5.5 v		1,2,3	ALL		250	mA
Input leakage current, low	I _{IL1}	V _{IN} = 0.4 V V _{CC} = 5.5 V		1,2,3	ALL	-10	+10	μΑ
Input leakage current, high	I IH1	V _{IN} = 2.4 V V _{CC} = 5.5 V		1,2,3	ALL	-10	+10	μ
Tristate output leakage, current, low	IZL	V _{OUT} = 0.4 V V _{CC} = 5.5 V		1,2,3	ALL	-10	+10	μΑ
Tristate output leakage, current, high	IZH	V _{OUT} = 2.4 V V _{CC} = 5.5 V		1,2,3	ALL	-10	+10	μA
Input leakage current, low-data bus	I _{IL2}	V _{IN} = 0.4 V V _{CC} = 5.5 V		1,2,3	ALL	-10	 +10 	μA

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-38480
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 6

	Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C	Refer.	Group A subgroups	Device type	Li	mits	Unit
		 	unless otherwise specified <u>1</u> / 4.5 V ≤ V _{CC} ≤ 5.5 V 	<u>2</u> / 	1 		Min	Max	
input leakag nigh-data bu		I IH2	V _{IN} = 2.4 V V _{CC} = 5.5 V		1,2,3	ALL	-10	+10	μА
Clock capaci	tance	cc	f = 1 MHz, T _C = +25°C; from input or		4	ALL		35	pF
Input capaci all other		c _I	output pin to ground, all other pins at ground see 4.4.1c		4	ALL		5	pF
Output capac all outputs	itance, and data bus	c _o	1 1 1		4	ALL		15	pF
Functional t	est		 see 4.4.1b 		7,8	ALL			
Maximum cloc	k frequency	† _{MAX}	V _{CC} = 4.5 V	<u> </u>	<u> </u>	01	4.0	l I	l
	•	1100	V _{CC} = 4.5 V C _L = 50 pF ±10%	<u> </u> 	9,10,11	02	2.5	 	MHz
				<u> </u>	<u> </u>	03	6.0	İ	<u> </u>
Maximum clock frequency		MAX	V _{CC} = 5.5 V C _L = 50 pF ± 10%		i	01	4.0	<u> </u>	i I
		<u> </u>	-	<u> </u>	9,10,11	02	2.5	<u> </u>	MHz
Clock cycle	time	t _{cyc}	V ₀₀ = 4.5 V	1 .	1	03	6.0 250	<u> </u>	<u> </u>
•		Cyc	V _{CC} = 4.5 V unless otherwise specified;		į	02	400		
			C _L = 140 pF ± 10% see figures 4 and 5	1	9,10,11	03	165	<u>3</u> /	ns
Clock time	Rise	tr	-	5	9,10,11	01,02		30	ns
		<u> </u>	_	ļ		03		20	<u> </u>
	Fall 	t _f		4	9,10,11	01,02		30	ns
Clock pulse	1	 	-	ļ	<u> </u>	03	440	20	<u> </u>
width high		t _{PWH1}	1	2	9,10,11	01	110 180	2,000	-
		rwni	į	į	' '	03	65	2,000	ns
Clock pulse width low		tPWL1	_			01	110	2,000	
		ļ		3	9,10,11	02	180	2,000	ns
						03	65	2,000	-
MREQ pulse width high		t _{PWH2}		10	9,10,11	ALL	<u>4</u> /		ns
See foo	tnotes at end	of table	•	<u>l</u>			L		
	MILIT	NDARDI:	AWING	SIZE				596	52-3848
MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		SUPPLY CENTER -		REVI	SION LE	VEL	SHEE	— ЕТ	

Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C unless otherwise specified	Refer. No <u>2</u> /	Group A subgroups	Device type	L	imits	Unit
	į	1/ 4.5 V ≤ V _{CC} ≤ 5.5 V	=·	 		Min	Max	
IREQ Pulse vidth low	tPWL2	V _{CC} = 4.5 V unless otherwise specified; C _L = 140 pF ±10% see figures 4 and 5	11	9,10,11	ALL	<u>5</u> /		ns
JR pulse width low	t _{PWL} 3		31	9,10,11	ALL	<u>6</u> /	 	ns
NMI pulse width low	tPWL4		37 	9,10,11	01,02	80 70		ns
Data setup to clock † (DO - D7)	t _{szH1}		15	9,10,11	01 02 03	35 50 30		 ns
	tszL1		<u> </u> 		01 02 03	35 50 30		
WAIT setup to clock ↓	t _{SLH1}	: - 	17	9,10,11	01,02 03 01,02	70 60 70		ns
Data setup to clock ↓ (DO - D7)	tszH2		25	9,10,11	03 01 02 03	60 50 60 40		ns
	tszL2				01 02 03	50 60 40	.	-
BUSRQ setup to clock 1	t _{SLH2}		38	9,10,11	01 02 03	50 80 50		ns
	t _{SHL2}				01 02 03	50 80 50	-	
RESET setup to clock †	t _{SLH} 3		46	9,10,11	01 02 03	60		ns
	t _{SHL} 3				01 02 03	60 90 60		
INT setup to clock †	t _{SLH4}	- -	48	9,10,11	01,02	80	_	ns
Data valid after RD ↑	t _{SHL4}	_	16	9,10,11	01,02 03 All	<u>80</u> 70 0	-! -! 	
(DO - D7)	t _{HHZ1}	-				<u> </u>		
See footnotes at end of	table.	-d	1		1.,	<u>l , </u>		
STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		AWING	SIZE				59	62-3848
		SUPPLY CENTER 45444	· · · · · · · · · · · · · · · · · · ·	REVI	SION LE	EVEL	SHE	ET 8

Test	Symbol Conditions -55°C ≤ T _C ≤ +125°C unless otherwise specified	No s	Group A subgroups	Device type	Limits		Unit	
	 	unless otherwise specified 1/ 4.5 V ≤ V _{CC} ≤ 5.5 V	<u>2</u> / 	 		Min	Max	
AIT valid after clock ↓	t _{HLH1}	V _{CC} = 4.5 V unless otherwise specified; C _L = 140 pF ±10% see figures 4 and 5	 		ALL	0		ns
	t _{HHL} 1		18	9,10,11 	ALL	0	 	ns
BURSQ valid after	t _{HLH2}	-	39	9,10,11	ALL	 0 		ns
	t _{HHL2}		 		ALL	0	 	
RESET valid after clock †		47	9,10,11	ALL	0		ns	
	t _{HHL} 3				ALL	0	 	ns
INT valid after clock ↑	t _{HLH4}	- - 	49	9,10,11	ALL	0		ns
	t _{HHL} 4			 	ALL	0		ns
Clock † to address valid delay (A _O -A ₁₅)	ilid t _{PLH1}		6	9,10,11	01		110	_ ns
	t _{PHL1}	_		<u> </u>	03	<u> </u>	90	<u> </u>
Address valid to MREQ ↓ delay	t _{PLH2}	_	7	9,10,11	ALL	7/	-	ns
Address stable before	t _{PHL2}	_[<u> </u>	8/		
IORQ \$	t _{PLH3}	_	26	9,10,11	ALL	8/	-	ns
Clock T to address float delay	t _{PLZ1}	- -	44	9,10,11	01	1	90	 ns
	t _{PHZ1}			<u> </u>	03	<u> </u>	80	
See footnotes at end of	table.							
MILI	ANDARDI TARY DR	AWING	SIZE			*1	59	62-3848
		SUPPLY CENTER 45444		REV	SION L	EVEL	SHE	ET 9

Test	Symbol Conditions $-55^{\circ}C \leq T_{C} \leq +125^{\circ}C$		Refer.	Group A subgroups	Device type	L	imits	Unit
	i 	unless otherwise specified <u>1</u> / 4.5 V ≤ V _{CC} ≤ 5.5 V	<u>2</u> /	 	!	Min	Max	<u> </u> -
Ad <u>dres</u> s sta <u>bl</u> e from MREQ ↑ , RD ↑ ,	t _{PLH4}	V _{CC} = 4.5 V unless otherwise specified; C _L = 140 pF ±10%	45	9,10,11	ALL	<u>9</u> /		ns
WR Or TORQ	t _{PHL4}	see figures 4 and 5				-	<u>.</u>	
Data stable before WR ↓	t _{PZL1}		29	9,10,11	ALL	10/		l ns
(memory write)	t _{PZH1}						<u> </u>	
Data stable before WR ↓ (I/O write)	t _{PZL2}		33	 9,10,11	ALL	<u>11</u> /		 n:
	t _{PZH2}	1	<u></u>			. 	İ	İ
Data stable from WR T	t _{PLZ2}	LZ2	35	9,10,11	ALL	12/		l n
	t _{PHZ2}		İ			_	į	İ
Clock † to data float delay	t _{PLZ3}		42	9,10,11	01,02		90	 n:
	t _{PHZ3}				03		80	Ï
Clock to data valid delay	t _{PZL} 3		53	9,10,11	01		150	l n
	^t PZH3		İ		02		130	<u> </u>
Clock ↓ to MREQ ↓ delay	t _{PHL5}		8	9,10,11	01		95	n
***	1	<u>. j</u>	İ		03		100	
Clock ↓ to MREQ ↑ delay	 t _{PLH5}		12	9,10,11	01 02		95	n
See footnotes at end of		1	1	1	03	1	1 70	Ī

····		
	STANDARDIZED	
	MILITARY DRAWING	
DEFENSE	ELECTRONICS SUPPLY	CENTER
	DAYTON, OHIO 45444	
	ELECTRONICS SUPPLY	CENTER

SIZE		5962-38480
	REVISION LEVEL	SHEET 10

1 4.5 × ≤ v _{CC} ≤ 5.5 ∨	Test	-55°C ≤ T _C ≤ +125°C No subgroup	Group A	Device type	<u>.</u>		Unit		
			unless otherwise specified 1/ 4.5 V ≤ V _{CC} ≤ 5.5 V	<u>2</u> / 	 		Min	 Max	
See Figures 4 and 5 Clock † to IORQ delay t_{PH.T}	Clock † to MREQ † delay	t _{PLH6}	unless otherwise specified;	9	9,10,11				ns
Clock to IORQ delay tplh7				ļ	<u> </u>				
Clock to IORQ delay tplh7	Clock † to IORQ ↓ delay	t _{nu z}		27	 9,10,11	01		75	ns
Standard Standard	, ,	j FAL		İ					İ
Clock to TORQ delay t_{PLH8} 28 9,10,11 01 85 ns	Clock t to TOPO t delay	1.	-	52	9 10 11	1		1	ne .
Standard Standard	ctock to long detay	PLH7		52	9,10,11	02		100	115
Clock to IORQ delay tphL8		 	-	-		1 03		<u> 70 </u>	1
Clock to IORQ delay the to to To to to To to to	Clock ↓ to IORQ ↑ delay	t _{PLH8}		28	9,10,11				ns
Clock to RD delay tphi tphi	· · · · · · · · · · · · · · · · · · ·				<u> </u>				<u> </u>
Clock to RD delay t_{PHL9} 13 9,10,11 01 120 ns	Clock ↓ to IORQ ↓ delay	t _{pul 8}		51	9,10,11	01		85	ns
13 9,10,11 01 120 03 80		11120		1					-
Clock to RD delay tplh9 23 9,10,11 01 95 03 70	Clash Las 85 Laster	1.	-	47		Î			
Clock to RD delay tplh 23 9,10,11 01 95 02 110 03 70 02 110 03 70 03 03	Clock 1 to KD 1 delay	TPHL9		13	9,10,11 				_ ns
Clock to RD delay tphilo Telep			_[ļ	<u> </u>				<u> </u>
Clock to RD delay tphilo Tphilo 14 9,10,11 01 95 02 100 03 70 02 100 03 70 02 100 03 70 02 100 03 70 02 100 03 70 03 70 02 100 03 70 03 03	Clock ↓ to RD ↑ delay	t _{el HO}		23	9,10,11	01		95	 ns
Clock to RD delay tphilo Telifo Te		FLIT		Ì					-[
Clock to RD delay tphl10 24 9,10,11 01 95 ns			-	<u> </u>	1	03	l 	1 70	<u> </u>
Clock to RD delay t_{PHL10} 24 9,10,11 01 95 02 100 03 70 02 100 03 70 03 03	Clock † to RD † delay	t _{PLH10}		14	9,10,11		l I		_ ns
Clock to WR delay tphill 30 9,10,11 01,02 90 ns			_		<u> </u>	· —			<u> </u>
Clock to WR delay tphL11 30 9,10,11 01,02 90 ns	Clock ↑ to RD ↓ delay	 t _{phi 10}		24	9,10,11	01		95	 _∣ ns
Clock ↓ to WR ↓ delay		111210			1		<u> </u>		-
Clock \$\phi\$ to \$\widehind{\pi} \frac{1}{4}\$ delay \$\text{t}_{PLH11}\$ 32 9,10,11 01 90 ns	olest Las III Lates	1.	-[İ	<u> </u>
Clock to WR delay tphL12 34 9,10,11 01 75 ns 02 80 03 70	Clock 1 to WR 1 delay	TPHL11		30	9,10,11				_ ns
Clock to WR delay tphL12 34 9,10,11 01 75 ns 02 80 03 70	Clask I as TO A	1.	-		10.45.44			 	1
Clock to WR delay tphL12 34 9,10,11 01 75 ns	LLOCK ↓ TO WR T delay	TPLH11	1	32	9,10,11 		<u> </u>		_ ns
Clock to MI delay t _{PHL13} 19 9,10,11 01 110 ns		<u> </u>	_	į	<u> </u>		<u> </u>		<u>_</u>
Clock to HI delay t _{PHL13} 19 9,10,11 01 110 ns	Clock ↑ to WR ↓ delay	t _{PHL12}		34	9,10,11		<u> </u>		_ ns
19 9,10,11 01 110 ns	(I/O to write)						<u> </u>		_
See footnotes at end of table. Standardized Size Size A Size A Size A REVISION LEVEL SHEET	Clock t to MT I delay	1	_	10	0 10 11	1	Ī	i i	
STANDARDIZED STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SIZE A REVISION LEVEL SHEET	area to ut A derak	PHL13		לו	7,10,11	02	<u> </u>	130	_i ns
STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SIZE A REVISION LEVEL SHEET					1.	03	<u> </u>	80	<u> </u>
MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 REVISION LEVEL SHEET	See footnotes at end o	f table.							
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 REVISION LEVEL SHEET								59	62-3848
	DEFENSE ELECT	RONICS	SUPPLY CENTER —	<u>A</u>					
	DAYTON	i, OHIO	45444		REVI	SION L	EVEL	SHE	ET 11

TABLE I. $\underline{\text{Electrical performance characteristics}}$ - Continued.

Test	Symbol	Conditions $-55^{\circ}C \leq T_{C} \leq +125^{\circ}C$	Refer. No	Group A subgroups	Device type	L	imits	Unit
		unless otherwise specified 1/ 4.5 V ≤ V _{CC} ≤ 5.5 V	<u>2</u> /	 		Min	 Max 	[
lock † to MI † delay	^t PLH13	V _{CC} = 4.5 V unless otherwise specified; C _L = 140 pF ±10% See figures 4 and 5	20	9,10,11	01 02 03		115 130 80	ns
II ↓ before IORQ ↓	^t PHL14		50	9,10,11	ALL	<u>13</u> /	 	 ns
clock ↑ to RFSH ↓ delay	t _{PHL} 15		21	9,10,11	01 02 03		130 180 110	ns
Clock † to RFSH † delay	t _{PLH15}	- - -	22	9,10,11	01 02 03		 120 150 100	ns
Clock to HALT valid delay	^t PLH16	-! 	36	9,10,11	01,02		300	n:
	tPHL16	_			01,02		300 260	
Clock † to BUSAK delay	tPHL17		40	9,10,11	01 02 03		100 120 90	 n:
Clock to BUSAK delay	t _{PLH18}		41	9,10,11	01 02 03		100 1110 90	_
Clock to HREQ, RD, WR,	t _{PHZ4}		43	9,10,11	01 02 03		 80 110 70	_ n

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-38480
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 12

Constant table

<u>14</u> /		Device		
Constant	01	02	03	Unit
a	65	75	50	ns
ь	70	80	55	
С	50	40	50	
d	170	210	140	
e	140	180	140	
f	70	80	55	
g	30	40	30	
h	40	50	40]
j	30	40	30]
k	65	80	50	

- $\underline{1}/$ All test to be performed using worst-case test conditions unless otherwise specified.
- $\underline{2}$ / The reference number refers to the position where the parameter being measured appears on figure 4.
- $3/t_{cyc} = t_{PWH1} + t_{PWL1} + t_r + t_f$
- $\frac{4}{t_{PWH2}} = t_{PWH1} + t_f h$ (see constant table)
- $\underline{5}/$ t_{PWL2} = t_{cyc} g (see constant table)
- $\underline{6}$ / $t_{PWL3} = t_{cyc} j$ (see constant table)
- $\underline{7}$ / t_{PLH2} or $t_{PHL2} = t_{PWH1} + t_{f} a$ (see constant table)
- $\underline{8}/$ t_{PLH3} or t_{PHL3} = t_{cyc} b (see constant table)
- $\underline{9}/$ t_{PLH4} or $t_{PHL4} = t_{PWL1} + t_{r} c$ (see constant table)
- $\underline{10}$ / t_{PZL1} or $t_{PZH1} = t_{cyc} d$ (see constant table)
- $\underline{11}$ / t_{PZL2} or $t_{PZH2} = t_{PWL1} + t_r e$ (see constant tale)
- $\underline{12}$ / t_{PLZ2} or $t_{PHZ2} = t_{PWL1} + t_r f$ (see constant table)
- $\underline{13}/t_{PHL13} = 2(t_{cyc}) + t_{PWH1} + t_r k \text{ (see constant table)}$
- 14/ The ac parameters represented by notes 4/ through 13/ are CLK dependent, the equations are used to calculate limits for any given set of CLK parameters (clock high, clock low, clock cycle time) within the frequency of operation.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-38480
		REVISION LEVEL	SHEET 13

Device types 01, 02, and 03 Case Q




FIGURE 1. <u>Terminal connections (pin assignment)</u>.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-38480
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 14


Device types 01, 02 and 03 Cases X and Y


Device type	01, 02 and 03
Case outline	. X and Y
Terminal number	Terminal symbol
1	A11
2	A12
3	A13
4	A14
5	A15
6	N/C
7	CLK
8	D4
9	03
10	05
11	D6
12	N/C
13	VCC
14	D2
15	D7
16	00
i 17	j 01
18	INT
19	NMI
20	HALT
21	MREQ
22	IORQ
1	İ

Device type	01, 02 and 03
Case outline	X and Y
Terminal number	Terminal symbol
23	RD
24	N/C
25	N/C
26	<u> </u>
27	BUSAK
28	WAIT
29	BUSRQ
30	RESET
31	MI
32	RESH
33	GND
34	
,	AO
35	A1 -
36	A2
37	A3
38	A4
39	A5
40	A6
41	A7
42	A8
43	A9
44	A10
ł	i

FIGURE 2. <u>Terminal connections</u>. - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-38480
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 15





NOTES:

- 1. $C = 140 \text{ pF} \pm 20\%$ for pins 1-5, 7-10, 12-15, 18-23, 27, 28, 30-40. 2. $R_1 = 550\Omega \pm 5\%$, $R_2 = 9.6 \text{ k}\Omega \pm 5\%$. 3. All diodes are 1N3064 or equivalent.

- 4. For AC testing:

 $V_{Bias1} = 2.1 \text{ V } \pm 5\%, V_{Bias2} = 0 \text{ V}.$

For Tristate tests:

- a. Logic "1" to tristate (address, data and control out pin) $V_{Bias1} = 1.0 \text{ V } \pm 5\%, V_{Bias2} = -10 \text{ V } \pm 5\%.$
- b. Logic "O" to tristate (address and data pins only) $V_{Bias1} = 4.5 \text{ V } \pm 5\%, V_{Bias2} = 0 \text{ V}.$

FIGURE 3. Output load circuit for functional and ac testing, all device types.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-38480
DAYTON, OHIO 45444		REVISION LEVEL	SHEET

CLOCK

DO - D7

AO - A15

PC

REFRESH ADDRESS


RFSH

DATA BUS OUTPUT
DATA BUS INPUT

Instruction opcode fetch (MI cycle)

FIGURE 4. Timing diagram.


STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE		5962-38480
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 18





Instruction opcode fetch w/wait (s)


FIGURE 4. <u>Timing diagram</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE	-	5962-38480
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 19










NOTE: Automatically inserted wait state by CPU

TW* - automatically inserted wait state by CPU

I/O write cycle

FIGURE 4. <u>Timing diagram</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE		5962-38480
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 23




NOTE: TH automatically inserted wait state by CPU

I/O read cycle

FIGURE 4. <u>Timing diagram</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-38480
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 24




NOTE: TH automatically inserted wait state by CPU.

I/O read/write cycle w/wait (s)

FIGURE 4. <u>Timing diagram</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-38480
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 25




NOTE: TH automatically inserted wait state by CPU.

Basic timing cycles with wait states expand in multiples of $T_{\rm c3}$.

Interrupt acknowledge cycle

FIGURE 4. Timing diagram - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-38480
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 26




NOTE: TL = Last state of any M cycle
TX = An arbitrary clock cycle used by requesting device.

Output timing

BUS request/acknowledge cycle

FIGURE 4. <u>Timing diagram</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-38480
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 27



Output timing

FIGURE 4. <u>Timing diagram</u> ~ Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE		5962-38480
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 28

- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes B and S, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to qualification and quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
 - 4.2.1 Additional criteria for device classes M, B, and S.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device classes B and S, the test circuit shall be submitted to the qualifying activity. For device classes M, B, and S, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125$ °C, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535.
 - 4.3 Qualification inspection.
- 4.3.1 <u>Qualification inspection for device classes B and S</u>. Qualification inspection for device classes B and S shall be in accordance with MIL-M-38510. Inspections to be performed shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).
- 4.3.2 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Quality conformance inspection for device classes B and S shall be in accordance with MIL-M-38510 and as specified herein. Inspections to be performed for device classes M, B, and S shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.
 - 4.4.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes B and S, subgroups 7 and 8 tests shall be sufficient to verify the truth table as approved by the qualifying activity. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
 - c. Subgroups 4 ($c_{\rm C}$, $c_{\rm I}$ and $c_{\rm I/O}$) measurements shall be measured only for the initial test and after process or design changes which may affect capacitance. A minimum sample size of five devices with zero rejects shall be required.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-38480
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 29

TABLE IIA. Electrical test requirements.

Test requirements	Subgroups (per method 5005,table I)			Subgroups (per MIL-I-38535, table III)		
	Device class M	Device class B	Device class S	Device class	Device class V	
Interim electrical parameters (see 4.2)	1,7,9	1,7,9	1,7,9	1,7,9	1,7,9	
Final electrical parameters (see 4.2)	 1,2,3, 7,8,9 10,11 <u>1</u> /	1,2,3, 7,8, 10,11 <u>1</u> /	1,2,3, 7,8, 10,11 <u>2</u> /	 1,2,3, 7,8, 10,11 <u>1</u> /	1,2,3, 7,8, 10,11 <u>2</u> /	
Group A test _requirements (see 4.4)	1,2,3,4, 7,8, 9,10,11	 1,2,3,4, 7,8, 10,11	1,2,3,4, 7,8, 9,10,11	1,2,3,4, 7,8, 9,10,11	 1,2,3,4, 7,8, 9,10,11	
Group B end-point electrical parameters (see 4.4)			1,7,9			
Group C end-point electrical parameters (see 4.4)	1,7,9	1,7,9		1,7,9	1,7,9	
Group D end-point electrical parameters (see 4.4)	1,7,9	1,7,9	1,7,9	1,7,9	1,7,9	
Group E end-point electrical parameters (see 4.4)	1,7,9	1,7,9	1,7,9	1,7,9	1,7,9	

^{1/} PDA applies to subgroup 1.

- 4.4.2 <u>Group B inspection.</u> The group B inspection end-point electrical parameters shall be as specified in table II herein. For device class S steady-state life tests, the test circuit shall be submitted to the qualifying activity.
- 4.4.3 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.3.1 <u>Additional criteria for device classes M and B</u>. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A,B,C or D. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class B, the test circuit shall be submitted to the qualifying activity. For device classes M and B, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.3.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-38480
		REVISION LEVEL	SHEET 30

^{2/} PDA applies to subgroups 1 and 7.

- 4.4.4 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.5 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes B, S, Q, and V shall be M, D, R, and H and for device class M shall be M and D.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device classes M, B, and S, the devices shall be subjected to radiation hardness assured tests as specified in MIL-M-38510 for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA environment and level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-M-38510 for device classes M, B, and S and MIL-I-38535 for device classes Q and V.

6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 <u>Substitutability</u>. Device classes B and Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-8526.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444, or telephone (513) 296-5377.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE		5962-38480
		REVISION LEVEL	SHEET 31

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-M-38510 and MIL-STD-1331 and in Table III.

Table III. Pin description.

AO - A15 (Address Bus) Tristate output, active high. AO - A15

constitute a 16-bit address bus. The address bus provides the address for memory (up to 64K bytes) data exchanges for I/O device data exchanges. I/O addressing uses the 8 lower address bits to allow the user to directly select up to 256 input or 256 output ports. AO is the least significant address bit. During refresh time, the lower 7 bits contain a valid refresh address.

DO - D7 (Data Bus) <u>Tristate input/output, active high</u>. DO - D7 constitute an 8-bit bidirectional constitute an 8-bit bidirectional data bus. The data bus used for data exchanges with memory and I/O devices.

M1 (Machine Cycle One) Output, active low. M1 indicates that the current machine cycle is the OP code fetch cycle of an instruction execution. Note that during execution of 2-byte op-code, M1 is generated as each op code byte is fetched. These two byte op-codes always begin with DBH, DDH, EDH, or FDH. M1 also occurs with IORQ to indicates an interrupt acknowledge cycle.

MREQ (Memory Request) <u>Tristate output, active low</u>. The memory request signal indicates that the address bus holds a valid address for a memory read or memory write operation.

IORQ (Input/Output Request)

<u>Tristate output, active low</u>. The IORQ signal indicates that the lower half of the address bus holds valid I/O address for an I/O read or write operation. An IORQ signal is also generated with an M1 signal when an interrupt response vector can be placed on the data bus. Interrupt acknowledge operations occur during M1 time while I/O operations never occur during M1 time.

RD (Hemory Read)

<u>Tristate output, active low.</u> RD indicates that the CPU wants to read data from memory or an I/O device. The address I/O device or memory should use this signal to gate data onto the CPU data bus.

WR (Memory Write) <u>Tristate output, active low.</u> WR indicates that the CPU data bus holds valid data to be stored in the address memory or I/O device.

RFSH (Refresh) Output, active low. RFSH indicates that the lower 7 bits of the address bus contain a refresh address for dynamic memories and the current MREQ signal should be used to do a refresh read to all dynamic memories.

HALT (HALT State)

<u>Output, active low.</u> HALT indicates that the CPU has executed a HALT software instruction and is awaiting either a nonmaskable or a maskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU executes NOPs to maintain memory refresh activity.

WAIT

<u>Input, active low.</u> WAIT indicates to the CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter wait states for as long as this signal is active. This signal allows memory or I/O devices of any speed to be synchronized to the CPU.

STANDARDIZED MILITARY DRAWING		
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		

SIZE		5962-38480
	REVISION LEVEL	SHEET 32

Table III. Pin description - Continued.

INT

(Interrupt Request)

Input, active low. The interrupt request signal is generated by I/O devices. A request will be honored at the end of the current instruction if the internal software-controlled interrupt enable flip-flop (IFF) is enabled and if the BUSRQ signal is not active. When the CPU accepts the interrupt, an acknowledge signal (IORQ during M1 time) is sent out at the beginning of the next instruction cycle.

NMI

(Non-maskable Interrupt)

Input, negative edge triggered. The non-maskable interrupt request line has a higher priority than INT and is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop. NMI automatically forces the CPU to restart to location 0066H. The program counter us automatically saved in the external stack so that the users cab return to the program that was interrupted. Note that continuous WAIT cycles can prevent the current instruction from ending, and that a BUSRQ will override a NMI. Input, active low. RESET forces the program counter to zero and initializes the CPU initialization includes:

RESET

- 1. Disable the interrupt enable flip-flop.
- Set Register I = 00H.
 Set Register R = 00H.
- 4. Set Interrupt Mode O.

During reset time, the address bus and data bus go to a high impedance state and all control output signals go to the inactive state. RESET must be active for a minimum of three clock cycles.

BUSRO (Bus Request)

Input, active low. The bus request signal is used to request the CPU address bus, and tristate output control signals to go to a high-impedance state so that other devices can control these buses. When BUSRQ is activated, the CPU will set these buses to a high impedance state as soon as the current CPU machine cycle is terminated.

BUSAK

(Bus Acknowledge)

Output, active low. Bus acknowledge is used to indicate to the requesting device that the CPU address bus, data bus, and tristate control bus signals have been set to their high impedance state and the external device can now control these signals.

CLOCK

Input. Single phase +5 V clock.

STANDARDIZED SIZE 5962-38480 MILITARY DRAWING A DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 REVISION LEVEL SHEET 33

6.6 One part — one part number system. The one part — one part number system described below has been developed to allow for transitions between identical generic devices covered by the four major microcircuit requirements documents (MIL-M-38510, MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN's. The four military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all four documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format	Example PIN under new system	Manufacturing source listing	Document <u>Listing</u>
New MIL-M-38510 Military Detail Specifications (in the SMD format)	5962-XXXXXZZ(B or S)YY	QPL-38510 (Part 1 or 2)	MIL-BUL-103
New MIL-H-38534 Standardized Military Drawings	5962-XXXXXZZ(H or K)YY	QML-38534	MIL-BUL-103
New MIL-I-38535 Standardized Military Drawings	5962-XXXXXZZ(Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standardized Military Drawings	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

- 6.7 Sources of supply.
- 6.7.1 Sources of supply for device classes B and S. Sources of supply for device classes B and S are listed in QPL-38510.
- 6.7.2 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.7.3 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE		5962-38480
		REVISION LEVEL	SHEET 34

APPENDIX

SUPERSESSION

10. Scope

10.1 <u>Scope</u>. This appendix contains the PIN supersession information to support the one part-one part number system. SMD 5962-38480 supersedes Military Specification MIL-M-38510/480. For new designs, after the date of this document the new PIN shall be used in lieu of the old PIN. For existing designs prior to the date of this document the new PIN can be used in lieu of the old PIN. This is a mandatory part pf the specification, The information contained herein is intended for compliance, The PIN supersession data shall be as follows:

Old PIN	NEW PIN
M38510/48001BQX	5962-3848001MQX
M38510/48001BXX	5962-3848001MXX
M38510/48001BYX	5962-3848001MYX
M38510/48002BQX	5962-3848002MQX
M38510/48002BXX	5962-3848002MXX
M38510/48002BYX	5962-3848002MYX
M38510/48003BQX	5962-3848003MQX
M38510/48003BXX	5962-3848003MXX
M38510/48003BYX	5962-3848003MYX

20. APPLICABLE DOCUMENTS. This section is not applicable to this appendix.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-38480
		REVISION LEVEL	SHEET 35