

Contents

1. Description	2
2. Pin Configuration	2
3. Truth Table	3
4. Block Diagram	3
5. Absolute Maximum Ratings	4
6. Recommended DC Operating Conditions	4
7. DC Electrical Characteristics	4
8. AC Electrical Characteristics	5
9. Data Retention Characteristics	6
10. Pin Capacitance	6
11. Timing Chart	7

1. Description


The LH51V2016JY-85LL is a static RAM organized as 131,072 x 16 bit with provides low-power standby mode.

It is fabricated using silicon-gate CMOS process technology.

Features

- | | | | |
|--|---------|----------------|---|
| ○Access Time | • • • • | 8 5 | n s (Max.) |
| ○Operating current | • • • • | 4 5 | m A (Max.) |
| | • • • • | 5 | m A (Max. t _{RC} , t _{WC} = 1 μs) |
| ○Standby current | • • • • | 4 5 | μ A (Max.) |
| ○Data retention current | • • • • | 1.0 | μ A (Max. V _{CCDR} = 3 V, T _a = 25°C) |
| ○Single power supply | • • • • | 2.7 V to 3.6 V | |
| ○Operating temperature | • • • • | -25°C to +85°C | |
| ○Fully static operation | | | |
| ○Three-state output | | | |
| ○Not designed or rated as radiation hardened | | | |
| ○52 pin CSP (FBGA052-P-0610) plastic package | | | |
| ○P-type bulk silicon | | | |

2.Pin Configuration




Pin Name	Function
A ₀ to A ₁₆	Address inputs
$\overline{CE}$	Chip enable
$\overline{LB}$	Byte enable (I/O ₁ to I/O ₈)
$\overline{UB}$	Byte enable (I/O ₉ to I/O ₁₆)
$\overline{WE}$	Write enable
$\overline{OE}$	Output enable
I/O ₁ to I/O ₁₆	Data inputs/outputs
V _{cc}	Power supply
GND	Ground
NC	Non connection

3. Truth Table

$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	$\overline{LB}$	$\overline{UB}$	Mode	I/O ₀ to I/O ₈	I/O ₉ to I/O ₁₆	Supply current
H	*	*	*	*	Standby	High impedance	High impedance	Standby (I _{SB})
L	L	H	L	L	Read	Data output	Data output	Active (I _{CC})
			L	H	Read	Data output	High impedance	Active (I _{CC})
			H	L	Read	High impedance	Data output	Active (I _{CC})
L	*	L	L	L	Write	Data input	Data input	Active (I _{CC})
			L	H	Write	Data input	High impedance	Active (I _{CC})
			H	L	Write	High impedance	Data input	Active (I _{CC})
L	H	H	*	*	Output disable	High impedance	High impedance	Active (I _{CC})
L	*	*	H	H	Output disable	High impedance	High impedance	Active (I _{CC})

(*=Don't Care, L=Low, H=High)

4. Block Diagram



5. Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Supply voltage(*1)	V _{CC}	-0.3 to +4.6	V
Input voltage(*1)	V _{IN}	-0.3(*2) to V _{CC} +0.3	V
Operating temperature	T _{opr}	-25 to +85	°C
Storage temperature	T _{stg}	-65 to +150	°C

Note) *1. The maximum applicable voltage on any pin with respect to GND.

*2. Undershoot of -3.0V is allowed width of pulse below 30ns.

6. Recommended DC Operating Conditions

(T_a = -25°C to +85°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	V _{CC}	2.7	3.0	3.6	V
Input voltage	V _{IH}	2.2		V _{CC} +0.3	V
	V _{IL}	-0.3(*3)		0.8	V

Note) *3. Undershoot of -3.0V is allowed width of pulse below 30ns.

7. DC Electrical Characteristics

(T_a = -25°C to +85°C, V_{CC} = 2.7V to 3.6V)

Parameter	Symbol	Conditions	Min.	Typ. (*4)	Max.	Unit
Input leakage current	I _{LI}	V _{IN} =0V to V _{CC}	-1.0		1.0	μA
Output leakage current	I _{LO}	$\overline{CE}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$ V _{LO} =0V to V _{CC}	-1.0		1.0	μA
Operating supply current	I _{CC1}	$\overline{CE}=V_{IL}$, V _{IN} =V _{IL} or V _{IH} I _{LO} =0mA			45	mA
	I _{CC2}	$\overline{CE} \leq 0.2V$, V _{IN} ≤ 0.2V or V _{CC} -0.2V I _{LO} =0mA			5	mA
Standby current	I _{SB}	$\overline{CE} \geq V_{CC}-0.2V$		0.6	45	μA
	I _{SB1}	$\overline{CE}=V_{IH}$			3	mA
Output voltage	V _{OL}	I _{OL} =2.0mA			0.4	V
	V _{OH}	I _{OH} =-1.0mA	2.4			V

Note) *4. Typical values at V_{CC}=3V, T_a=25°C.

8. AC Electrical Characteristics

AC Test Conditions

Input pulse level	0.6 V to 2.4 V
Input rise and fall time	5 ns
Input and Output timing Ref. level	1.4 V
Output load	1 TTL + CL (30 pF) (*5)

Note) *5. Including scope and jig capacitance.

Read cycle

(Ta = -25°C to +85°C, Vcc = 2.7 V to 3.6 V)

Parameter	Symbol	Min.	Max.	Unit	
Read cycle time	t _{RC}	85		ns	
Address access time	t _{AA}		85	ns	
Chip enable access time	t _{ACE}		85	ns	
Byte enable access time	t _{BE}		45	ns	
Output enable to output valid	t _{OE}		45	ns	
Output hold from address change	t _{OH}	10		ns	
$\overline{\text{CE}}$ Low to output active	t _{LZ}	10		ns	*6
$\overline{\text{OE}}$ Low to output active	t _{OLZ}	5		ns	*6
$\overline{\text{LB}}, \overline{\text{UB}}$ Low to output active	t _{BLZ}	5		ns	*6
$\overline{\text{CE}}$ High to output in High impedance	t _{HZ}	0	40	ns	*6
$\overline{\text{OE}}$ High to output in High impedance	t _{OHZ}	0	35	ns	*6
$\overline{\text{LB}}, \overline{\text{UB}}$ High to output in High impedance	t _{BHZ}	0	35	ns	*6

Write cycle

(Ta = -25°C to +85°C, Vcc = 2.7 V to 3.6 V)

Parameter	Symbol	Min.	Max.	Unit	
Write cycle time	t _{WC}	85		ns	
$\overline{\text{CE}}$ Low to end of write	t _{CW}	75		ns	
Address valid to end of write	t _{AW}	75		ns	
Byte enable to end of write	t _{BW}	75		ns	
Address setup time	t _{AS}	0		ns	
Write pulse width	t _{WP}	65		ns	
Write recovery time	t _{WR}	0		ns	
Input data setup time	t _{DW}	35		ns	
Input data hold time	t _{DH}	0		ns	
$\overline{\text{WE}}$ High to output active	t _{OW}	5		ns	*6
$\overline{\text{WE}}$ Low to output in High impedance	t _{WZ}	0	40	ns	*6

Note) *6. Active output to High impedance and High impedance to output active tests specified for a $\pm 200\text{mV}$ transition from steady state levels into the test load.

9. Data Retention Characteristics

(Ta = -25°C to +85°C)

Parameter	Symbol	Conditions	Min.	Typ. (*7)	Max.	Unit
Data Retention supply voltage	V _{CCDR}	$\overline{CE} \geq V_{CCDR} - 0.2 V$	2.0		3.6	V
Data Retention supply current	I _{CCDR}	V _{CCDR} = 3 V		0.6	1.0	μA
		Ta = 25°C			3.0	μA
		Ta = 40°C			3.5	μA
Chip enable setup time	t _{CDR}	$\overline{CE} \geq V_{CCDR} - 0.2 V$	0			ns
Chip enable hold time	t _R		5			ms

Note) *7. Typical values at Ta=25°C.

10. Pin Capacitance

(Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Input capacitance	C _{IN}	V _{IN} = 0 V			10	pF
I/O capacitance	C _{I/O}	V _{I/O} = 0 V			10	pF


* 8

* 8



Note) *8. This parameter is sampled and not production tested.


11. Timing Chart

Read cycle timing chart (*9)



Note) *9. $\overline{WE}$ is high for Read cycle.


Write cycle timing chart ($\overline{WE}$ Controlled)Write cycle timing chart ($\overline{CE}$ Controlled)


Write cycle timing chart ($\overline{UB}, \overline{LB}$ Controlled)

Note) * 10. A write occurs during the overlap of a low $\overline{CE}$, a low $\overline{WE}$, and a low $\overline{UB}$ or $\overline{LB}$.

A write begins at the latest transition among $\overline{CE}$ going low, $\overline{WE}$ going low, and $\overline{UB}$ or $\overline{LB}$ going low. A write ends at the earliest transition among $\overline{CE}$ going high, $\overline{WE}$ going high, and $\overline{UB}$ or $\overline{LB}$ going high.

- * 11. t_{WC} is measured from the later of $\overline{CE}$ going low to the end of write.
- * 12. t_{BW} is measured from the time of $\overline{UB}$ or $\overline{LB}$ going low to the end of write.
- * 13. t_{AS} is measured from the address valid to the beginning of write.
- * 14. t_{WR} is measured from the end of write to the address change.
- * 15. During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
- * 16. If $\overline{CE}$ goes low simultaneously with $\overline{WE}$ going low or after $\overline{WE}$ going low, the outputs remain in high impedance state.
- * 17. If $\overline{CE}$ goes high simultaneously with $\overline{WE}$ going high or before $\overline{WE}$ going high, the outputs remain in high impedance state.

Data Retention timing chart ($\overline{CE}$ Controlled)



			尺度 SCALE	単位 UNIT	適用機種	
			5/1	1=1/1mm	APPLICABLE MODEL	
			電子マトリクス MATRIX	10 X 6	名称	CSP052-P-0610
			電子数 COUNTS	52	NAME	(FBGA052-P-0610)
			電子ピッチ PITCH	0.8	コード	CSP-GR-052-1
改訂 DATE	改訂記事 REVISE	担当 CHARGE	SHARP CORPORATION			
設計 DESIGN	製図 DRAW	承認 APPROVE	FUKUYAMA IC GROUP			
M. Matsu			図番			
			DRAWING No. AA2070			