

## Contents

1. Description	2
2. Pin Configuration	2
3. Truth Table	3
4. Block Diagram	3
5. Absolute Maximum Ratings	4
6. Recommended DC Operating Conditions	4
7. DC Electrical Characteristics	4
8. AC Electrical Characteristics	5
9. Data Retention Characteristics	6
10. Pin Capacitance	6
11. Timing Chart	7

## 1. Description


The LH51V256HT-85SL is a static RAM organized as 32,768 × 8 bit with provides low-power standby mode.

It is fabricated using silicon-gate CMOS process technology.

## Features

- Access Time . . . . . 250 ns (Max.)  
. . . . . 100 ns (Max. at Vcc=2.7V)
- Operating current . . . . . 25 mA (Max. at Vcc=3.6V)  
. . . . . 5 mA (Max. at Vcc=3.6V, t<sub>RC</sub>, t<sub>WC</sub>=1μs)
- Standby current . . . . . 5 μA (Max. at Vcc=3.6V, Ta=85°C)
- Data retention current . . . . . 0.2 μA (Max. at V<sub>CCDR</sub>=3.0V, Ta=25°C)
- Low voltage operating range . . . . . 1.8V to 3.6V
- Operating temperature . . . . . -40°C to +85°C
- Fully static operation
- Three-state output
- Not designed or rated as radiation hardened
- 28 pin TSOP (TSOP28-P-0813) plastic package
- P-type bulk silicon

## 2. Pin Configuration




Pin Name	Function
A <sub>0</sub> to A <sub>14</sub>	Address inputs
C E	Chip enable
WE	Write enable
OE	Output enable
I/O <sub>0</sub> to I/O <sub>8</sub>	Data inputs/outputs
V <sub>CC</sub>	Power supply
GND	Ground

## 3. Truth Table

<u>CE</u>	<u>WE</u>	<u>OE</u>	Mode	I/O <sub>1</sub> to I/O <sub>8</sub>	Supply current
H	*	*	Standby	High impedance	Standby ( $I_{SB}$ )
L	H	L	Read	Data output	Active ( $I_{cc}$ )
L	H	H	Output disable	High impedance	Active ( $I_{cc}$ )
L	L	*	Write	Data Input	Active ( $I_{cc}$ )

(\*=Don't Care, L=Low, H=High)

## 4. Block Diagram



## 5. Absolute Maximum Ratings

Parameter	Symbol	Ratings		Unit
Supply voltage (*1)	V <sub>CC</sub>	-0.3	to +4.6	V
Input voltage (*1)	V <sub>IN</sub>	-0.3 (*2)	to V <sub>CC</sub> +0.3	V
Operating temperature	T <sub>OPR</sub>	-40	to +85	°C
Storage temperature	T <sub>STG</sub>	-65	to +150	°C

Note) \*1. The maximum applicable voltage on any pin with respect to GND.

\*2. Undershoot of -3.0V is allowed width of pulse below 50ns.

## 6. Recommended DC Operating Conditions

(Ta = -40°C to +85°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	V <sub>CC</sub>	1.8		3.6	V
Input voltage	V <sub>IH</sub>	V <sub>CC</sub> -0.2		V <sub>CC</sub> +0.3	V
	V <sub>IL</sub>	-0.3 (*3)		0.2	
V <sub>CC</sub> =2.7V to 3.6V	V <sub>IH</sub>	2.0		V <sub>CC</sub> +0.3	V
	V <sub>IL</sub>	-0.3 (*3)		0.6	

Note) \*3. Undershoot of -3.0V is allowed width of pulse below 50ns.

## 7. DC Electrical Characteristics

(Ta = -40°C to +85°C, V<sub>CC</sub> = 1.8V to 3.6V)

Parameter	Symbol	Conditions	Min.	Typ. (*4)	Max.	Unit
Input leakage current	I <sub>L1</sub>	V <sub>IN</sub> =0V to V <sub>CC</sub>	-1.0		1.0	μA
Output leakage current	I <sub>L0</sub>	CE=V <sub>IL</sub> or OE=V <sub>IL</sub> V <sub>1/0</sub> =0V to V <sub>CC</sub>	-1.0		1.0	μA
Operating supply current	I <sub>CC</sub>	Minimum cycle CE=V <sub>IL</sub> , V <sub>IN</sub> =V <sub>IL</sub> or V <sub>IH</sub> I <sub>1/0</sub> =0mA		1.4	2.5	mA
	I <sub>CC1</sub>	t <sub>RC</sub> , t <sub>WE</sub> =1μs CE=V <sub>IL</sub> , V <sub>IN</sub> =V <sub>IL</sub> or V <sub>IH</sub> I <sub>1/0</sub> =0mA			5	mA
Standby current	I <sub>SB</sub>	CE ≥ V <sub>CC</sub> -0.2V, V <sub>CC</sub> =3.6V	0.02	0.02	5	μA
	I <sub>SB1</sub>	CE=V <sub>IL</sub> , V <sub>CC</sub> =3.6V			0.4	mA
Output voltage	V <sub>OL</sub>	I <sub>OL</sub> = 0.5mA			0.6	V
	V <sub>OH</sub>	I <sub>OH</sub> =-0.5mA	V <sub>CC</sub> -0.5			V

Note) \*4. Typical values at V<sub>CC</sub>=3.0V, Ta=25°C.

## 8. AC Electrical Characteristics

## AC Test Conditions

Input pulse level	0 V to V <sub>cc</sub>	
Input rise and fall time	5 n s	
Input and Output timing Ref. level	V <sub>cc</sub> =2.7V to 3.6V	1.5 V
	V <sub>cc</sub> =1.8V to 3.6V	1 / 2 V <sub>cc</sub>
Output load	C <sub>L</sub> =30 p F (*5)	

Note) \*5. Including scope and jig capacitance.

## Read cycle

(Ta=-40°C to +85°C, V<sub>cc</sub>=1.8 V to 3.6 V)

Parameter	V <sub>cc</sub>	1.8 V to 3.6 V		2.7 V to 3.6 V		Unit
	Symbol	Min.	Max.	Min.	Max.	
Read cycle time	t <sub>RC</sub>	250		100		ns
Address access time	t <sub>AA</sub>		250		100	ns
CE access time	t <sub>ACE</sub>		250		100	ns
Output enable to output valid	t <sub>OE</sub>		150		50	ns
Output hold from address change	t <sub>OH</sub>	10		10		ns
CE Low to output active	t <sub>LZ</sub>	10		10		ns
OE Low to output active	t <sub>OLZ</sub>	10		10		ns
CE High to output in High impedance	t <sub>HZ</sub>	0	60	0	60	ns
OE High to output in High impedance	t <sub>OHz</sub>	0	60	0	60	ns

## Write cycle

(Ta=-40°C to +85°C, V<sub>cc</sub>=1.8 V to 3.6 V)

Parameter	V <sub>cc</sub>	1.8 V to 3.6 V		2.7 V to 3.6 V		Unit
	Symbol	Min.	Max.	Min.	Max.	
Write cycle time	t <sub>WC</sub>	250		100		ns
CE Low to end of write	t <sub>CW</sub>	200		80		ns
Address valid to end of write	t <sub>AW</sub>	200		80		ns
Address setup time	t <sub>AS</sub>	0		0		ns
Write pulse width	t <sub>WP</sub>	150		60		ns
Write recovery time	t <sub>WR</sub>	0		0		ns
Input data setup time	t <sub>DW</sub>	100		40		ns
Input data hold time	t <sub>DH</sub>	0		0		ns
WE High to output active	t <sub>OW</sub>	10		10		ns
WE Low to output in High impedance	t <sub>WZ</sub>	0	60	0	60	ns
OE High to output in High impedance	t <sub>OHz</sub>	0	60	0	60	ns

Note) \*6. Active output to High impedance and High impedance to output active tests specified for a ±200mV transition from steady levels into the test load.

## 9. Data Retention Characteristics

(Ta = -40°C to +85°C)

Paramenter	Symbol	Conditions	Min.	Typ. (*7)	Max.	Unit
Data Retention supply voltage	V <sub>CCDR</sub>	C <sub>E</sub> ≥ V <sub>CCDR</sub> - 0.2 V	1.8		3.6	V
Data Retention supply current	I <sub>CCDR</sub>	V <sub>CCDR</sub> = 3 V C <sub>E</sub> ≥ V <sub>CCDR</sub> - 0.2 V	T <sub>a</sub> = 25°C	0.02	0.2	μA

Note) \* 7. Typical values at Ta=25°C.

## 10. Pin Capacitance


(Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0 V			7	pF
I/O capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> = 0 V			10	pF

Note) \* 8. This parameter is sampled and not production tested.


## 11. Timing Chart

Read cycle timing chart - (\*9)




Note) \*9. WE is high for Read cycle.

Write cycle timing chart - (OE Controlled)



Write cycle timing chart - ( $\overline{OE}$  Low fixed)



- Note) \* 10. A write occurs during the overlap of a low  $\overline{CE}$ , and a low  $\overline{WE}$ .  
A write begins at the latest transition among  $\overline{CE}$  going low, and  $\overline{WE}$  going low.  
A write ends at the earliest transition among  $\overline{CE}$  going high, and  $\overline{WE}$  going high.  
 $t_{WP}$  is measured from the beginning of write to the end of write.
- \* 11.  $t_{CW}$  is measured from the later of  $\overline{CE}$  going low to the end of write.
  - \* 12.  $t_{AS}$  is measured from the address valid to the beginning of write.
  - \* 13.  $t_{WR}$  is measured from the end of write to the address change.
  - \* 14. During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
  - \* 15. If  $\overline{CE}$  goes low simultaneously with  $\overline{WE}$  going low or after  $\overline{WE}$  going low,  
the outputs remain in high impedance state.
  - \* 16. If  $\overline{CE}$  goes high simultaneously with  $\overline{WE}$  going high or before  $\overline{WE}$  going high,  
the outputs remain in high impedance state.