

Contents

1. Description	2
2. Pin Configuration	2
3. Truth Table	3
4. Block Diagram	3
5. Absolute Maximum Ratings	4
6. Recommended DC Operating Conditions	4
7. DC Electrical Characteristics	4
8. AC Electrical Characteristics	5
9. Data Retention Characteristics	6
10. Pin Capacitance	6
11. Timing Chart	7

1. Description


The LH51V256HT-85SL is a static RAM organized as $32,768 \times 8$ bit with provides low-power standby mode.

It is fabricated using silicon-gate CMOS process technology.

Features

- Access Time 250 ns (Max.)
- 100 ns (Max. at $V_{CC}=2.7V$)
- Operating current 25 mA (Max. at $V_{CC}=3.6V$)
- 5 mA (Max. at $V_{CC}=3.6V$, t_{RC} , $t_{WC}=1\mu s$)
- Standby current 5 μA (Max. at $V_{CC}=3.6V$, $T_a=85^\circ C$)
- Data retention current 0.2 μA (Max. at $V_{CCDR}=3.0V$, $T_a=25^\circ C$)
- Low voltage operating range 1.8 V to 3.6 V
- Operating temperature $-40^\circ C$ to $+85^\circ C$
- Fully static operation
- Three-state output
- Not designed or rated as radiation hardened
- 28pin TSOP (TSOP28-P-0813) plastic package
- P-type bulk silicon

2. Pin Configuration



Pin Name	Function
A_0 to A_{14}	Address inputs
$\overline{CE}$	Chip enable
$\overline{WE}$	Write enable
$\overline{OE}$	Output enable
I/O_1 to I/O_8	Data inputs/outputs
V_{CC}	Power supply
GND	Ground

5. Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Supply voltage (*1)	V_{CC}	-0.3 to +4.6	V
Input voltage (*1)	V_{IN}	-0.3 (*2) to $V_{CC}+0.3$	V
Operating temperature	T_{OPR}	-40 to +85	°C
Storage temperature	T_{STG}	-65 to +150	°C

Note) *1. The maximum applicable voltage on any pin with respect to GND.

*2. Undershoot of -3.0V is allowed width of pluse below 50ns.

6. Recommended DC Operating Conditions

($T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	V_{CC}	1.8		3.6	V
Input voltage	$V_{CC}=1.8\text{V to }3.6\text{V}$	V_{IH}	$V_{CC}-0.2$	$V_{CC}+0.3$	V
		V_{IL}	-0.3 (*3)	0.2	
	$V_{CC}=2.7\text{V to }3.6\text{V}$	V_{IH}	2.0	$V_{CC}+0.3$	V
		V_{IL}	-0.3 (*3)	0.6	

Note) *3. Undershoot of -3.0V is allowed width of pluse below 50ns.

7. DC Electrical Characteristics

($T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 1.8\text{V}$ to 3.6V)

Parameter	Symbol	Conditions	Min.	Typ. (*4)	Max.	Unit
Input leakage current	I_{LI}	$V_{IN}=0\text{V to }V_{CC}$	-1.0		1.0	μA
Output leakage current	I_{LO}	$\overline{CE}=V_{IH}$ or $\overline{OE}=V_{IH}$ $V_{I/O}=0\text{V to }V_{CC}$	-1.0		1.0	μA
Operating supply current	I_{CC}	Minum cycle $\overline{CE}=V_{IL}$, $V_{IN}=V_{IL}$ or V_{IH} $I_{I/O}=0\text{mA}$		14	25	mA
	I_{CCI}	$t_{RC}, t_{WC}=1\mu\text{s}$ $\overline{CE}=V_{IL}$, $V_{IN}=V_{IL}$ or V_{IH} $I_{I/O}=0\text{mA}$			5	mA
Standby current	I_{SB}	$\overline{CE} \geq V_{CC}-0.2\text{V}$, $V_{CC}=3.6\text{V}$		0.02	5	μA
	I_{SBI}	$\overline{CE}=V_{IH}$, $V_{CC}=3.6\text{V}$			0.4	mA
Output voltage	V_{OL}	$I_{OL}=0.5\text{mA}$			0.6	V
	V_{OH}	$I_{OH}=-0.5\text{mA}$	$V_{CC}-0.5$			V

Note) *4. Typical values at $V_{CC}=3.0\text{V}$, $T_a=25^{\circ}\text{C}$.

8. AC Electrical Characteristics

AC Test Conditions

Input pulse level	0 V to V _{cc}	
Input rise and fall time	5 n s	
Input and Output timing Ref. level	V _{cc} =2.7V to 3.6V	1.5 V
	V _{cc} =1.8V to 3.6V	1/2 V _{cc}
Output load	C _L =30 pF (*5)	

Note) *5. Including scope and jig capacitance.

Read cycle

(T_a=-40°C to +85°C, V_{cc}=1.8 V to 3.6 V)

Parameter	V _{cc}	1.8 V to 3.6 V		2.7 V to 3.6 V		Unit
	Symbol	Min.	Max.	Min.	Max.	
Read cycle time	t _{RC}	250		100		ns
Address access time	t _{AA}		250		100	ns
CE access time	t _{ACE}		250		100	ns
Output enable to output valid	t _{OE}		150		50	ns
Output hold from address change	t _{OH}	10		10		ns
CE Low to output active	t _{LZ}	10		10		ns
OE Low to output active	t _{OLZ}	10		10		ns
CE High to output in High impedance	t _{HZ}	0	60	0	60	ns
OE High to output in High impedance	t _{OHZ}	0	60	0	60	ns

*6

*6

*6

*6

Write cycle

(T_a=-40°C to +85°C, V_{cc}=1.8 V to 3.6 V)

Parameter	V _{cc}	1.8 V to 3.6 V		2.7 V to 3.6 V		Unit
	Symbol	Min.	Max.	Min.	Max.	
Write cycle time	t _{WC}	250		100		ns
CE Low to end of write	t _{CW}	200		80		ns
Address valid to end of write	t _{AW}	200		80		ns
Address setup time	t _{AS}	0		0		ns
Write pulse width	t _{WP}	150		60		ns
Write recovery time	t _{WR}	0		0		ns
Input data setup time	t _{DW}	100		40		ns
Input data hold time	t _{DH}	0		0		ns
WE High to output active	t _{OW}	10		10		ns
WE Low to output in High impedance	t _{WZ}	0	60	0	60	ns
OE High to output in High impedance	t _{OHZ}	0	60	0	60	ns

*6

*6

*6

Note) *6. Active output to High impedance and High impedance to output active tests specified for a ±200mV transition from steady levels into the test load.

9. Data Retention Characteristics

(Ta = -40°C to +85°C)

Parameter	Symbol	Conditions	Min.	Typ. (*7)	Max.	Unit
Data Retention supply voltage	V _{CCDR}	$\overline{CE} \geq V_{CCDR} - 0.2 V$	1.8		3.6	V
Data Retention supply current	I _{CCDR}	$V_{CCDR} = 3 V$ $\overline{CE} \geq V_{CCDR} - 0.2 V$		0.02	0.2	μA
		Ta = 25°C			4	μA

Note) *7. Typical values at Ta=25°C.

10. Pin Capacitance



(Ta = 25°C, f = 1 MHz)


Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Input capacitance	C _{IN}	V _{IN} = 0 V			7	pF *8
I/O capacitance	C _{I/O}	V _{I/O} = 0 V			10	pF *8

Note) *8. This parameter is sampled and not production tested.

11. Timing Chart

Read cycle timing chart— (*9)

Note) *9. $\overline{WE}$ is high for Read cycle.Write cycle timing chart— ($\overline{OE}$ Controlled)

Write cycle timing chart— ($\overline{OE}$ Low fixed)

Note) * 10. A write occurs during the overlap of a low $\overline{CE}$, and a low $\overline{WE}$.

A write begins at the latest transition among $\overline{CE}$ going low, and $\overline{WE}$ going low.

A write ends at the earliest transition among $\overline{CE}$ going high, and $\overline{WE}$ going high.

t_{wp} is measured from the beginning of write to the end of write.

* 11. t_{cw} is measured from the later of $\overline{CE}$ going low to the end of write.

* 12. t_{as} is measured from the address valid to the beginning of write.

* 13. t_{wr} is measured from the end of write to the address change.

* 14. During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.

* 15. If $\overline{CE}$ goes low simultaneously with $\overline{WE}$ going low or after $\overline{WE}$ going low, the outputs remain in high impedance state.

* 16. If $\overline{CE}$ goes high simultaneously with $\overline{WE}$ going high or before $\overline{WE}$ going high, the outputs remain in high impedance state.