

**4-BIT SINGLE-CHIP MICROCONTROLLER**

The μPD17P103 is a tiny microcontrollers consisting of a 1K-byte ROM, 16-word RAM, and 11 input/output ports. It is a one-time PROM version of the μPD17103, whose internal mask ROM is replaced with a one-time PROM.

Two μPD17P103 models are available: μPD17P103CX, which allows a program to be written only once, and μPD17P103GS. They are suitable for evaluation of μPD17103 and for small-scale production.

The μPD17000 architecture of the CPU uses general registers so that data memory can be manipulated directly for effective programming. Every instruction is 1 word long, consisting of 16 bits.

**FEATURES**

- Compatible with the μPD17103
- Program memory (one-time PROM): 1K bytes (512 words x 16 bits)
- Data memory (RAM): 16 words x 4 bits
- Input/output ports: 11 ports (including three N-ch open-drain outputs)
- Instruction execution time: 2 μs (with 8-MHz crystal or ceramic resonator connected)
- Number of instructions: 24 (Each instruction is 1 word long.)
- Stack level: 1
- A standby function is supported (with the STOP and HALT instructions).
- Data memory can retain data on low voltage (2.0 V at minimum).
- An oscillator is included for the system clock (for crystal or ceramic resonator).
- Operating supply voltage: 2.7 to 6.0 V (at 2 MHz)  
4.5 to 6.0 V (at 8 MHz)


**APPLICATIONS**

- Controlling electric appliances or toys
- Providing general-purpose logic ICs in one chip


**ORDERING INFORMATION**

Order Code	Package
μPD17P103CX	16-pin plastic DIP (300 mil)
μPD17P103GS	16-pin plastic SOP (300 mil)

**PIN CONFIGURATION (Top View)**



**BLOCK DIAGRAM**



## PIN FUNCTIONS

### PIN FUNCTIONS

- Port pins

PIN NAME	INPUT/ OUTPUT	DUAL FUNCTION PIN		FUNCTION		When writing to program memory or verifying its contents	WHEN RESET
		RLS <sub>HALT</sub>	MD <sub>0</sub>	For the HALT mode releasing			
POB <sub>0</sub>	Input/ output	RLS <sub>HALT</sub>	MD <sub>0</sub>	• N-ch open-drain 4-bit input/ output port (port 0B)	For the HALT mode releasing	Mode selection pin	High impedance (input mode)
POB <sub>1</sub>		RLS <sub>STOP</sub>	MD <sub>1</sub>		For the STOP mode releasing		
POB <sub>2</sub>		MD <sub>2</sub>					
POC <sub>0</sub>	Input/ output	D <sub>4</sub>		• CMOS (push-pull) 4-bit input/output port (port 0C)		8-bit data input/ output pin (high-order 4 bits)	High impedance (input mode)
POC <sub>1</sub>		D <sub>5</sub>					
POC <sub>2</sub>		D <sub>6</sub>					
POC <sub>3</sub>		D <sub>7</sub>					
POD <sub>0</sub>	Input/ output	D <sub>0</sub>		• CMOS (push-pull) 4-bit input/output port (port 0D)		8-bit data input/ output pin (low-order 4-bits)	High impedance (input mode)
POD <sub>1</sub>		D <sub>1</sub>					
POD <sub>2</sub>		D <sub>2</sub>					
POD <sub>3</sub>		D <sub>3</sub>					


- Non-port pins

PIN NAME	INPUT/ OUTPUT	DUAL FUNCTION PIN	FUNCTION	When writing to program memory or verifying its contents
RESET	Input	V <sub>pp</sub>	System reset input pin	Voltage is applied to this pin (+12.5 V)
V <sub>DD</sub>			Positive power supply pin	Positive power supply pin (+6.0 V)
GND			GND pin	GND pin
XIN			Pins to be connected to the system clock resonator	Program memory address update
XOUT		MD <sub>3</sub>	Pins to be connected to the system clock resonator	Mode selection pin


**PIN INPUT/OUTPUT CIRCUITS**

Following are schematics of the input/output circuits of the pins of the μPD17P103.


**(1) P0C and P0D**



**(2) P0B<sub>0</sub> and P0B<sub>1</sub>**




(3) POB<sub>2</sub>



2

(4)  $\overline{\text{RESET}}$



**9. DIFFERENCES BETWEEN THE μPD17P103 AND μPD17103**

The μPD17P103 is a one-time PROM version of the μPD17103, in which the internal mask ROM is replaced with a one-time PROM. The μPD17P103 has the same CPU functions and internal hardwares as those of μPD17103 except for its program memory and mask option. Table 9-1 lists the differences between them.

**Table 9-1 Differences between μPD17P103 and μPD17103**

ITEM	μPD17P103	μPD17103
ROM	One-time PROM 512 x 16 bits	Mask ROM 512 x 16 bits
Pull-up resistors of pins POB <sub>0</sub> to POB <sub>2</sub>	None	Mask option
Pull-up resistors of RESET pin	None	Mask option
Connection pin	V <sub>PP</sub> pin and operation mode selection pins are provided.	V <sub>PP</sub> pin and operation mode selection pins are not provided.
Power supply	2.7 to 6.0 V (at 2 MHz) 4.5 to 6.0 V (at 8 MHz)	
Package	16-pin DIP 16-pin SOP	

### 10. WRITING TO AND VERIFYING ONE-TIME PROM (PROGRAM MEMORY)

The μPD17P103's internal program memory consists of a 512 x 16 bit one-time PROM.

Writing to the one-time PROM or verifying the contents of the PROM is accomplished using the pins shown in the table below. Note that address inputs are not used; instead, the address is updated using the clock input from the X<sub>IN</sub> pin.

PIN NAME	FUNCTION
V <sub>PP</sub>	Voltage is applied to this pin when writing to program memory or verifying its contents.
X <sub>IN</sub>	Input pin for address update clock used when writing to program memory or verifying its contents.
MD <sub>0</sub> to MD <sub>3</sub>	Pins that turn to input pins and are used as operation mode selection pins when writing to program memory or verifying its contents
D <sub>0</sub> to D <sub>7</sub>	Input/output pins for 8-bit data used when writing to program memory or verifying its contents

#### 10.1 Program Memory Write/Verify Modes

If +6 V is applied to the V<sub>DD</sub> pin and +12.5 V is applied to the V<sub>PP</sub> pin after a certain duration of reset status (V<sub>DD</sub> = 5 V, RESET = 0 V), the μPD17P103 enters program memory write/verify mode. A specific operating mode is then selected by setting the MD<sub>0</sub> through MD<sub>3</sub> pins as follows. Set the other unused pins to GND level by means of pull-down resistors.

Operating mode specification						Operating mode
V <sub>PP</sub>	V <sub>DD</sub>	MD <sub>0</sub>	MD <sub>1</sub>	MD <sub>2</sub>	MD <sub>3</sub>	
+12.5 V	+6 V	H	L	H	L	Program memory address clear mode
		L	H	H	H	Write mode
		L	L	H	H	Verify mode
		H	X	H	H	Program inhibit mode

X: L (low) or H (high)


#### 10.2 Writing to Program Memory

The procedure for writing to program memory is described below: high-speed write is possible.

- (1) Pull low the levels on all unused pins to GND by means of resistors. Bring X<sub>IN</sub> to low level.
- (2) Apply 5 V to V<sub>DD</sub> and bring V<sub>PP</sub> to low level.
- (3) Wait 10 μs. Then apply 5 V to V<sub>PP</sub>.
- (4) Set the mode selection pins to program memory address clear mode.
- (5) Apply 6 V to V<sub>DD</sub> and 12.5 V to V<sub>PP</sub>.
- (6) Select program inhibit mode.
- (7) Write data in 1 ms write mode.
- (8) Select program inhibit mode.
- (9) Select verify mode. If the write operation is found successful, proceed to step (10). If the operation is found unsuccessful, repeat steps (7) to (9).
- (10) Perform additional write for (number of repetitions of steps (7) to (9)) x 1 ms.
- (11) Select program inhibit mode.
- (12) Increment the program memory address by one on reception of four pulses on the X<sub>IN</sub> pin.

- (13) Repeat steps (7) to (12) until the last address is reached.
- (14) Select program memory address clear mode.
- (15) Apply 5 V to the  $V_{DD}$  and  $V_{pp}$  pins.
- (16) Turn power off.

The timing for steps (2) to (12) is shown below.




### 10.3 Reading Program Memory

- (1) Pull low the levels of all unused pins to GND by means of resistors. Bring  $X_{IN}$  to low level.
- (2) Apply 5 V to  $V_{DD}$  and bring  $V_{pp}$  to low level.
- (3) Wait 10  $\mu s$ . Then apply 5 V to  $V_{pp}$ .
- (4) Set the mode selection pins to program memory address clear mode.
- (5) Apply 6 V to  $V_{DD}$  and 12.5 V to  $V_{pp}$ .
- (6) Select program inhibit mode.
- (7) Select verify mode. Data is output sequentially one address at a time for each cycle of four clock pulses on the  $X_{IN}$  pin.
- (8) Select program inhibit mode.
- (9) Select program memory address clear mode.
- (10) Apply 5 V to the  $V_{DD}$  and  $V_{pp}$  pins.
- (11) Turn power off.



The timing for steps (2) to (9) is shown below.



**11. RESERVED WORDS**

Table 11-1 lists the reserved words defined in the μPD17P103 device file (AS17103).

**Table 11-1 Reserved Words**

Name	Attribute	Value	Read/write	Description
POB0	FLG	0.71H.0	Read/write	Bit 0 of port 0B
POB1	FLG	0.71H.1	Read/write	Bit 1 of port 0B
POB2	FLG	0.71H.2	Read/write	Bit 2 of port 0B
*POB3	FLG	0.71H.3	Read	Always set to 0
POC0	FLG	0.72H.0	Read/write	Bit 0 of port 0C
POC1	FLG	0.72H.1	Read/write	Bit 1 of port 0C
POC2	FLG	0.72H.2	Read/write	Bit 2 of port 0C
POC3	FLG	0.72H.3	Read/write	Bit 3 of port 0C
POD0	FLG	0.73H.0	Read/write	Bit 0 of port 0D
POD1	FLG	0.73H.1	Read/write	Bit 1 of port 0D
POD2	FLG	0.73H.2	Read/write	Bit 2 of port 0D
POD3	FLG	0.73H.3	Read/write	Bit 3 of port 0D
BCD	FLG	0.7EH.0	Read/write	BCD arithmetic flag
PSW	MEM	0.7FH	Read/write	Program status word
Z	FLG	0.7FH.1	Read/write	Zero flag
CY	FLG	0.7FH.2	Read/write	Carry flag
CMP	FLG	0.7FH.3	Read/write	Compare flag

\* Although POB3 does not exist in the μPD17P103, it is defined as a ready-only flag so that it is treated as a dummy bit when a built-in macro is used.

## 12. INSTRUCTION SET

### 12.1 Instruction Set List

b <sub>14</sub> -b <sub>11</sub>		b <sub>15</sub>		0		1	
		BIN	HEX				
0 0 0 0	0	ADD	r, m	ADD	m, #i		
0 0 0 1	1	SUB	r, m	SUB	m, #i		
0 0 1 0	2	ADDC	r, m	ADDC	m, #i		
0 0 1 1	3	SUBC	r, m	SUBC	m, #i		
0 1 0 0	4	AND	r, m	AND	m, #i		
0 1 0 1	5	XOR	r, m	XOR	m, #i		
0 1 1 0	6	OR	r, m	OR	m, #i		
0 1 1 1	7	RET					
		RETSK					
		RORC	r				
		STOP	s				
		HALT	h				
		NOP					
1 0 0 0	8	LD	r, m	ST	m, r		
1 0 0 1	9	SKE	m, #i	SKGE	m, #i		
1 0 1 0	A						
1 0 1 1	B	SKNE	m, #i	SKLT	m, #i		
1 1 0 0	C	BR	addr	CALL	addr		
1 1 0 1	D			MOV	m, #i		
1 1 1 0	E			SKT	m, #n		
1 1 1 1	F			SKF	m, #n		

12.2 INSTRUCTIONS LIST

Legend:

- M : One of data memory
- m : Data memory address specified by [m<sub>H</sub>, m<sub>L</sub>] of each bank
- m<sub>H</sub> : Data memory address high (row address) ; 3 bits
- m<sub>L</sub> : Data memory address low (column address) ; 4 bits
- R : One of general register specified by [(RP), r]
- r : General register address low (column address) ; 4 bits
- RP : General register pointer
- PC : Program counter
- SP : Stack pointer
- STACK : Stack specified by (SP)
- i : Immediate data ; 4 bits
- n : Bit position ; 4 bits
- addr : One of program memory address ; 11 bits
- a<sub>H</sub> : Program memory address high ; 3 bits
- a<sub>M</sub> : Program memory address middle ; 4 bits
- a<sub>L</sub> : Program memory address low ; 4 bits
- CY : Carry flag
- CMP : Compare flag
- s : Stop release condition
- h : Halt release condition
- { } : Address of M,R
- ( ) : Contents of M,R

Type	Mnemonic	Operand	Function	Operation	Machine code			
					Op code	3 bits	4 bits	4 bits
Add	ADD	r,m	Add memory to register	R← (R) + (M)	0000	m <sub>H</sub>	m <sub>L</sub>	r
		m, #i	Add immediate data to memory	M← (M) + i	1000	m <sub>H</sub>	m <sub>L</sub>	i
	ADDC	r,m	Add memory to register with carry	R← (R) + (M) + (CY)	0010	m <sub>H</sub>	m <sub>L</sub>	r
		m, #i	Add immediate data to memory with carry	R← (M) + i + (CY)	1010	m <sub>H</sub>	m <sub>L</sub>	i
Subtract	SUB	r,m	Subtract memory from register	R← (R) - (M)	0001	m <sub>H</sub>	m <sub>L</sub>	r
		m, #i	Subtract immediate data from memory	M← (M) - i	1001	m <sub>H</sub>	m <sub>L</sub>	i
	SUBC	r,m	Subtract memory from register with borrow	R← (R) - (M) - (CY)	0011	m <sub>H</sub>	m <sub>L</sub>	r
		m, #i	Subtract immediate data from memory with borrow	M← (M) - i - (CY)	1011	m <sub>H</sub>	m <sub>L</sub>	i
Compare	SKE	m, #i	Skip if memory equal to immediate data	M-i, skip if zero	0100	m <sub>H</sub>	m <sub>L</sub>	i
	SKGE	m, #i	Skip if memory greater than or equal to immediate data	M-i, skip if not borrow	1100	m <sub>H</sub>	m <sub>L</sub>	i
	SKLT	m, #i	Skip if memory less than immediate data	M-i, skip if borrow	1101	m <sub>H</sub>	m <sub>L</sub>	i
	SKNE	m, #i	Skip if memory not equal to immediate data	M-i, skip if not zero	0101	m <sub>H</sub>	m <sub>L</sub>	i
Logical operation	AND	m, #i	Logical AND of memory and immediate data	M← (M) AND i	1010	m <sub>H</sub>	m <sub>L</sub>	i
		r,m	Logical AND of register and memory	R← (R) AND (M)	0010	m <sub>H</sub>	m <sub>L</sub>	r
	OR	m, #i	Logical OR of memory and immediate data	M← (M) OR i	1011	m <sub>H</sub>	m <sub>L</sub>	i
		r,m	Logical OR of register and memory	R← (R) OR (M)	0011	m <sub>H</sub>	m <sub>L</sub>	r
XOR	m, #i	Logical XOR of memory and immediate data	M← (M) XOR i	1001	m <sub>H</sub>	m <sub>L</sub>	i	
	r,m	Logical XOR of register and memory	R← (R) XOR (M)	0001	m <sub>H</sub>	m <sub>L</sub>	r	
Transfer	LD	r,m	Load memory to register	R← (M)	0100	m <sub>H</sub>	m <sub>L</sub>	r
	ST	m,r	Store register to memory	(M)←R	1100	m <sub>H</sub>	m <sub>L</sub>	r
	MOV	m, #i	Move immediate data to memory	M← i	1101	m <sub>H</sub>	m <sub>L</sub>	i
Test	SKT	m, #n	Test memory bits, then skip if all bits specified are true	CMP ← 0 skip if M <sub>n</sub> = all "1"	1110	m <sub>H</sub>	m <sub>L</sub>	n
	SKF	m, #n	Test memory bits, then skip if all bits specified are false	CMP ← 0 skip if M <sub>n</sub> = all "0"	1111	m <sub>H</sub>	m <sub>L</sub>	n

Type	Mnemonic	Operand	Function	Operation	Machine code			
					Op code	3 bits	4 bits	4 bits
Branch	BR	addr	Jump to the address	PC←ADDR	01100	a <sub>M</sub>	a <sub>M</sub>	a <sub>L</sub>
Shift	RORC	r	Rotate register right with carry	(CY)→(R)→CY	00111	000	0111	r
Subroutine	CALL	addr	Call subroutine	SP←(SP)−1 STACK←((PC)+1), PC←ADDR	11100	a <sub>M</sub>	a <sub>M</sub>	a <sub>L</sub>
	RET		Return to main routine from subroutine	PC←(STACK). SP←(SP)+1	00111	000	1110	0000
	RETSK		Return to main routine from subroutine, then skip unconditionally	PC←(STACK). SP←(SP)+1 and skip	00111	001	1110	0000
Miscellaneous	STOP	s	Stop clock	STOP	00111	010	1111	s
	HALT	h	Halt the CPU, restart by condition h	HALT	00111	011	1111	h
	NOP		No operation	No Operation	00111	100	1111	0000

**13. ELECTRICAL CHARACTERISTICS**

**ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = 25 °C)**

Supply Voltage	V <sub>DD</sub>		-0.3 to +7.0	V
Supply Voltage	V <sub>PP</sub>		-0.3 to +13.5	V
Input Voltage	V <sub>I</sub>	POC, POD	-0.3 to V <sub>DD</sub> +0.3	V
		POB	-0.3 to +11	V
Output Voltage	V <sub>O</sub>	POC, POD	-0.3 to V <sub>DD</sub> +0.3	V
		POB	-0.3 to +11	V
High-Level Output Current	I <sub>OH</sub>	Each of POB, POC, POD	-5	mA
		Total of all pins	-15	mA
Low-Level Output Current	I <sub>OL</sub>	Each of POB, POC, POD	30	mA
		Total of all pins	100	mA
Operating Temperature	T <sub>opt</sub>		-40 to +85	°C
Storage Temperature	T <sub>stg</sub>		-65 to +150	°C
Power Consumption	P <sub>d</sub>	T <sub>a</sub> = 85 °C	400	mW
		16-pin DIP 16-pin SOP	190	

**CAPACITANCE (T<sub>a</sub> = 25 °C, V<sub>DD</sub> = 0 V)**

CHARACTERISTICS	SYMBOL	MIN.	TYP.	MAX.	UNIT	CONDITIONS
Input Capacitance	C <sub>IN</sub>			15	pF	f=1 MHz
I/O(*) Capacitance	C <sub>IO</sub>			15	pF	0 V for pins other than pins to be measured

\*: input/output

### DC CHARACTERISTICS (T<sub>a</sub> = -40 to +85 °C, V<sub>DD</sub> = 2.7 to 6.0 V)

CHARACTERISTICS	SYMBOL	MIN.	TYP.	MAX.	UNIT	CONDITION	
High-Level Input Voltage	V <sub>IH1</sub>	0.7 V <sub>DD</sub>		V <sub>DD</sub>	V	Other than the following pins and port	
	V <sub>IH2</sub>	0.8 V <sub>DD</sub>		V <sub>DD</sub>	V	POB and RESET	
	V <sub>IH3</sub>	0.8 V <sub>DD</sub>		9	V	POB (*)	
	V <sub>IH4</sub>	V <sub>DD</sub> -0.5		V <sub>DD</sub>	V	X <sub>IN</sub>	
Low-Level Input Voltage	V <sub>IL1</sub>	0		0.3 V <sub>DD</sub>	V	Other than the following pins and port	
	V <sub>IL2</sub>	0		0.2 V <sub>DD</sub>	V	POB and RESET	
	V <sub>IL3</sub>	0		0.5	V	X <sub>IN</sub>	
High-Level Output Voltage on POC and POD	V <sub>OH</sub>	V <sub>DD</sub> -2.0			V	V <sub>DD</sub> =4.5 to 6.0 V, I <sub>OH</sub> =-2 mA	
		V <sub>DD</sub> -1.0			V	I <sub>OH</sub> =-200 μA	
Low-Level Output Voltage on POB, POC, and POD	V <sub>OL</sub>			2.0	V	V <sub>DD</sub> =4.5 to 6.0 V, I <sub>OL</sub> =15 mA	
				0.5	V	I <sub>OL</sub> =600 μA	
High-Level Input Leakage Current on POB, POC, and POD	I <sub>LIH1</sub>			5	μA	V <sub>IN</sub> =V <sub>DD</sub>	
				10	μA	V <sub>IN</sub> =9 V (*)	
Low-Level Input Leakage Current on POB, POC, and POD	I <sub>LIL</sub>			-5	μA	V <sub>IN</sub> =0 V	
High-Level Output Leakage Current on POB, POC, and POD	I <sub>LOH1</sub>			5	μA	V <sub>OUT</sub> =V <sub>DD</sub>	
				10	μA	V <sub>OUT</sub> =9 V (*)	
Low-Level Output Leakage Current on POB, POC, and POD	I <sub>LOL</sub>			-5	μA	V <sub>OUT</sub> =0 V	
Power Supply Current	I <sub>DD1</sub>		1.5	4.5	mA	Operation mode	V <sub>DD</sub> =5.0 V ±10 %, f <sub>CC</sub> =8.0 MHz
			250	750	μA		V <sub>DD</sub> =3.0 V ±10 %, f <sub>CC</sub> =2.0 MHz
	I <sub>DD2</sub>		1.0	3.0	mA	HALT mode	V <sub>DD</sub> =5.0 V ±10 %, f <sub>CC</sub> =8.0 MHz
			200	600	μA		V <sub>DD</sub> =3.0 V ±10 %, f <sub>CC</sub> =2.0 MHz
	I <sub>DD3</sub>		0.1	10	μA	STOP mode	V <sub>DD</sub> =5.0 V ±10 %, f <sub>CC</sub> =8.0 MHz
			0.1	5	μA		V <sub>DD</sub> =3.0 V ±10 %

\*: When N-ch open-drain input/output is selected.

## μPD17P103

### CHARACTERISTICS OF DATA MEMORY FOR HOLDING DATA ON LOW SUPPLY VOLTAGE IN THE STOP MODE ( $T_a = -40$ to $+85$ °C)

CHARACTERISTICS	SYMBOL	MIN.	TYP.	MAX.	UNIT	CONDITION
Data Hold Supply Voltage	V <sub>DDDR</sub>	2.0		6.0	V	
Data Hold Supply Current	I <sub>DDDR</sub>		0.1	5.0	μA	V <sub>DDDR</sub> = 2.0 V
Release Signal Set Time	t <sub>SREL</sub>	0			μs	

### AC CHARACTERISTICS ( $T_a = -40$ to $+85$ °C, V<sub>DD</sub> = 2.7 to 6.0 V)

CHARACTERISTICS	SYMBOL	MIN.	TYP.	MAX.	UNIT	CONDITION
Internal Clock Cycle Time	T <sub>CY</sub>	1.9		33	μs	V <sub>DD</sub> = 4.5 to 6.0 V
		7.6		33	μs	
High/Low Level Width on P0B <sub>0</sub> and P0B <sub>1</sub>	T <sub>PBH</sub> T <sub>PBL</sub>	10			μs	
High/Low Level Width on $\overline{\text{RESET}}$	T <sub>RSH</sub> T <sub>RSL</sub>	10			μs	

### DC PROGRAMING CHARACTERISTICS

( $T_a = 25$  °C, V<sub>DD</sub> = 6.0 ± 0.25 V, V<sub>pp</sub> = 12.5 ± 0.5 V)

CHARACTERISTICS	SYMBOL	MIN.	TYP.	MAX.	UNIT	CONDITION
Input Voltage High	V <sub>IH1</sub>	0.7·V <sub>DD</sub>		V <sub>DD</sub>	V	Except X <sub>IN</sub>
	V <sub>IH2</sub>	V <sub>DD</sub> -0.5		V <sub>DD</sub>	V	X <sub>IN</sub>
Input Voltage Low	V <sub>IL1</sub>	0		0.3 V <sub>DD</sub>	V	Except X <sub>IN</sub>
	V <sub>IL2</sub>	0		0.4	V	X <sub>IN</sub>
Input Leakage Current	I <sub>LI</sub>			10	μA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>
Output Voltage High	V <sub>OH</sub>	V <sub>DD</sub> -1.0			V	I <sub>OH</sub> = -1 mA
Output Voltage Low	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 1.6 mA
V <sub>DD</sub> Power Supply Current	I <sub>DD</sub>			30	mA	
V <sub>pp</sub> Power Supply Current	I <sub>pp</sub>			30	mA	MD0 = V <sub>IL</sub> , MD1 = V <sub>IH</sub>

Notes 1: V<sub>pp</sub> must be under +13.5 V including overshoot.

2: V<sub>DD</sub> must be applied before V<sub>pp</sub> on and must be off after V<sub>pp</sub> off.




### AC PROGRAMMING CHARACTERISTICS (T<sub>a</sub> = 25 °C, V<sub>DD</sub> = 6.0 ±0.25 V, V<sub>PP</sub> = 12.5 ±0.5 V)

CHARACTERISTICS	SYMBOL	*1	MIN.	TYP.	MAX.	UNIT	CONDITION
Address Set Up Time(*2) to MD0 ↓	t <sub>AS</sub>	t <sub>AS</sub>	2			μs	
MD1 Setup Time to MD0 ↓	t <sub>M1S</sub>	t <sub>OES</sub>	2			μs	
Data Setup Time to MD0 ↓	t <sub>DS</sub>	t <sub>DS</sub>	2			μs	
Address Hold Time(*2) to MD0 ↑	t <sub>AH</sub>	t <sub>AH</sub>	2			μs	
Data Hold Time to MD0 ↑	t <sub>DH</sub>	t <sub>DH</sub>	2			μs	
Data Output Float Delay Time From MD0 ↑→	t <sub>DF</sub>	t <sub>DF</sub>	0		130	ns	
V <sub>PP</sub> Setup Time to MD3 ↑	t <sub>VPS</sub>	t <sub>VPS</sub>	2			μs	
V <sub>DD</sub> Setup Time to MD3 ↑	t <sub>VDS</sub>	t <sub>VCS</sub>	2			μs	
Initial Program Pulse Width	t <sub>PW</sub>	t <sub>PW</sub>	0.95	1.0	1.05	ms	
Additional Program Pulse Width	t <sub>OPW</sub>	t <sub>OPW</sub>	0.95		21.0	ms	
MD0 Setup Time to MD1 ↑	t <sub>MOS</sub>	t <sub>CES</sub>	2			μs	
Data Output Delay Time From MD0 ↓→	t <sub>DV</sub>	t <sub>DV</sub>			1	μs	MD0 = MD1 = V <sub>IL</sub>
MD1 Hold Time to MD0 ↑	t <sub>M1H</sub>	t <sub>OEH</sub>	2			μs	t <sub>M1H</sub> + t <sub>M1R</sub> ≥ 50 μs
MD1 Recovery Time to MD0 ↓	t <sub>M1R</sub>	t <sub>OR</sub>	2			μs	
Program Counter Reset Time	t <sub>PCR</sub>	—	10			μs	
X <sub>IN</sub> Input High, Low Level Range	t <sub>XH</sub> , t <sub>XL</sub>	—	0.125			μs	
X <sub>IN</sub> Input Frequency	f <sub>X</sub>	—			4.19	MHz	
Initial Mode Set Time	t <sub>I</sub>	—	2			μs	
MD3 Setup Time to MD1 ↑	t <sub>M3S</sub>	—	2			μs	
MD3 Hold Time to MD1 ↓	t <sub>M3H</sub>	—	2			μs	
MD3 Setup Time to MD0 ↓	t <sub>M3SR</sub>	—	2			μs	Read program memory
Data Output Delay Time From Address(*2)	t <sub>DAD</sub>	t <sub>ACC</sub>	2			μs	Read program memory
Data Output Hold Time From Address(*2)	t <sub>HAD</sub>	t <sub>OH</sub>	0		130	ns	Read program memory
MD3 Hold Time to MD0 ↑	t <sub>M3HR</sub>	—	2			μs	Read program memory
Data Output Float Delay Time From MD3 ↓→	t <sub>DFR</sub>	—	2			μs	Read program memory
Reset Setup Time	t <sub>RES</sub>		10			μs	

\*1: Symbols for corresponding μPD27C256.

\*2: Internal address signal is incremented by one at the falling edge of the third X<sub>IN</sub> input, and it is not connected to the pin.

Write program memory timing



Read program memory timing

