

DM76S128/DM86S128 Bipolar Character Generator

General Description

The DM76S128/DM86S128 is a 128-character bipolar character generator with serial output designed primarily for the CRT display marketplace, and packaged in a standard 16-pin DIP. The DM76S128/DM86S128 incorporates several CRT system level functions, as well as a 7 x 9 or 5 x 7 row scan character font. The DM76S128/DM86S128 performs the system functions of parallel to serial shifting, character address latching, character spacing and character line spacing. These system functions have required extra packages in the past.

Shifted characters can be generated by the on-chip adder/subtractor.

The clear input and the load enable input are active low. Load enable is synchronous with the dot clock. Both the line clock and the dot clock are positive edge-triggered. When the address latch control signal is high,


the character addresses "fall through" the latch. And when the address latch control signal goes low, the character addresses are latched.

Features

- 128 character—row scan
- 5 x 7 or 7 x 9 font
- Custom fonts available with shift options
- Serial output
- 16-pin package
- 35 MHz typical clock rate
- On-chip input latches
- On-chip shift register
- On-chip dot blanking
- On-chip row blanking
- Low power—400 mW typical


	7 x 9	5 x 7	FONT	PACKAGE
DM76S128CNC/DM86S128CNC	X		Upper and Shifted Lower Case Block	N, J
DM76S128CND/DM86S128CND		X	Upper and Lower Case Block	N, J
DM76S128CQH/DM86S128CQH	X		ASCII CHARACTER SET	N, J
DM76S128CQJ/DM86S128CQJ		X	ASCII CHARACTER SET	N, J

Block Diagram




*alpha pattern designators

Connection Diagram



Logic Symbol



21

Absolute Maximum Ratings (Note 1)**Operating Conditions**

			MIN	MAX	UNITS
Supply Voltage	-0.5V to +7V	Supply Voltage (V _{CC})			
Input Voltage	-1.5V to +5.5V	DM76S128	4.5	5.5	V
Output Voltage	-0.5V to +5.5V	DM86S128	4.75	5.25	V
Storage Temperature	-65°C to +150°C	Ambient Temperature (T _A)			
Lead Temperature (Soldering, 10 seconds)	300°C	DM76S128	-55	+125	°C
		DM86S128	0	+70	°C
		Logical "0" Input Voltage (Low)	0	0.8	V
		Logical "1" Input Voltage (High)	2.0	5.5	V

DC Electrical Characteristics (Note 2)

SYM	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
IIL	Input Load Current	V _{CC} = Max, V _{IN} = 0.45V			-800	µA
IIH	Input Leakage Current	V _{CC} = Max, V _{IN} = 2.4V			40	µA
II	Input Leakage Current	V _{CC} = Max, V _{IN} = 5.5V			1	mA
VOL	Low Level Output Voltage	V _{CC} = Min, I _{OL} = 16 mA		0.35	0.45	V
VOH	Output Voltage High	I _{OH} = -2 mA	2.4	3.2		V
VIL	Low Level Input Voltage	V _{CC} = Min			0.80	V
VIH	High Level Input Voltage	V _{CC} = Min	2.0			V
VC	Input Clamp Voltage	V _{CC} = Min, I _{IN} = -12 mA		-0.8	-1.5	V
CIN	Input Capacitance	V _{CC} = 5V, V _{IN} = 2V, T _A = 25°C, 1 MHz		4.0		pF
CO	Output Capacitance	V _{CC} = 5V, V _O = 2V, T _A = 25°C, 1 MHz		6.0		pF
ICC	Power Supply Current	V _{CC} = Max, All Inputs Grounded, Output Open		100	140	mA
ISC	Output Short-Circuit Current	V _O = 0V, V _{CC} = Max	-15		-70	mA

AC Electrical CharacteristicsDM76S128: T_A = -55°C to +125°C, V_{CC} = 4.5V to 5.5V, C_L = 50 pF.DM86S128: T_A = 0°C to +70°C, V_{CC} = 4.75V to 5.25V, C_L = 50 pF.


SYM	PARAMETER	DM76S128			DM86S128			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
TDO	Access Time Dot Clock to Output		25	50		25	40	ns
TS1	Set Up Time Load to Dot Clock	25	7		20	7		ns
TS2	Address to Load	335	54		280	54		ns
TS3	Clear to Load	335	14		280	14		ns
TS4	Control to Line Clock	50	-10		40	-10		ns
TS5	Line Clock to Load	1140	156		950	156		ns
TS6	Address to Address Latch	50	6		40	6		ns
TH1	Hold Time Load from Dot Clock	5	-6		0	-6		ns
TH2	Address from Load	0	-14		0	-14		ns
TH3	Control from Line Clock	120	23		100	23		ns
TH4	Address from Address Latch	50	3		40	3		ns

AC Electrical Characteristics (Continued) (With standard load) (Note 2)

SYM	PARAMETER	DM76S128			DM86S128			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
T _{W1}	Line Clock	50	12		40	12		ns
T _{W2}	Clear	50	6		40	6		ns
T _{W3}	Dot Clock	25	12		20	12		ns
T _{W4}	Load	40	8		30	8		ns
T _{W5}	Address Latch	50	22		40	22		ns
f _{MAX}	Clock Frequency	18	35		22	35		MHz

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.

Note 2: These limits apply over the entire operating range unless stated otherwise. All typical values are for V_{CC} = 5V and T_A = 25° C.

Standard Test Load

- Input waveforms are supplied by a pulse generator having the following characteristics: PRR = 1 MHz, Z_{OUT} = 50 Ω, t_r < 5 ns and t_f < 5 ns (between 1.0V and 2.0V).

Truth Tables**A) ADDRESS LATCH**


ADDRESS LATCH CONTROL	FUNCTION PERFORMED
0	Latched
1	Fall Through

B) 4-BIT LINE COUNTER

CLOCK CONTROL	LINE CLOCK	CLEAR	LINE COUNTER
H	X	H	Increment line counter
X	X	L	Asynchronous clear resets counter
L	X	H	Clock inhibited
H	X	H	No change on high-to-low clock edge

X = Don't care

Switching Time Waveforms



Definitions

A0—A6: Character address. A 7-bit code which selects 1 of the 128 characters in the font.

Clear: Active low clear for mod 16 row counter, (can be used to truncate mod 16 counter).

Line Clock: Clock that advances the line counter. Advances counter on the low-to-high transition.

Clock Control: Enables line clock when high and disables line clock when low.

Load Enable: Active low load command which routes data from the character ROM to the "D" inputs of the 7-bit shift register.

Dot Clock: A low-to-high transition of the dot clock loads the shift register if load enable is low or shifts data if load enable is high.

Output: A TTL BI-STATE output buffer.

Functional Description

To select a character, a 7-bit binary word must be present at the address inputs A0–A6 when the address latch control is high. This address can be latched by bringing the address latch control signal low after a 40 ns set-up time. When the clear input receives a low pulse, the counter is reset to zero. The shift register can be loaded (T_{S2} ns) after the character is addressed. Data, representing one horizontal line of the addressed character, is available at the output when the load enable input is brought low. As shown in *Figure 1*, valid data arrives serially at the output. Dot clock pulses beyond that required to shift out one line of the character will add lows to the end of character. This provides a horizontal spacing between characters.


Figure 2 shows how the counter sequences through the rows of addressed lines with the application of clock pulses at the line clock input. Any additional line clocks beyond that required to display the character will put a vertical space between characters. This spacing can be truncated by bringing the clear input low.

A two character display example is shown in *Figure 3* and a typical system timing waveform is shown in *Figure 4*. The standard fonts are shown in *Figures 5, 6, 7 and 8*. Descending characters in the 5 × 7 fonts are

shifted by virtue of their placement in the matrix. Descending characters in the 7 × 9 fonts are shifted (by the on-chip line shifter/counter) the number of lines indicated by the number in the upper left hand corner of the character drawings in the figures.

Character Cycle — ROM data corresponding to one line of characters is loaded into the shift register T_{S2} after the ROM is addressed. When load enable goes low, ROM data is allowed to be present at the D input of the shift register via the MUX. The first bit of the ROM data is transferred to the output at the next low-to-high transition of the dot clock. After load enable goes back high, the second to seventh clock pulses shift out the rest of the selected row of the addressed character. Additional clock pulses will shift out low data used for spacing.

Line Cycle — The line counter is a mod 16 counter. A low-to-high transition of the line clock advances the line counter to the next count. If, for any reason, the counts need to be truncated, a low signal at the clear input resets the counter to zero. The clock control may be used as a line clock disable. A high signal at the line clock control terminal enables the counter and a low signal disables the line clock.



Note. Output goes and stays low following the leading edge of the eighth Dot-Clock pulse until Load enable is enabled again and new parallel data is loaded into the shift register.

FIGURE 1. Character Cycle




FIGURE 2. Line Cycle

Functional Description (Continued)





FIGURE 3. Example, Two Character Display Timing – DM86S128CNC

Functional Description (Continued)



*Shown here for operation with dynamic memory. For static memory operation the address latch control would be tied high and the character addresses would be stable between each address change occurring 280 ns before the high-to-low transition of Load enable.

FIGURE 4. Typical System Timing Waveform

Functional Description (Continued)

AD-A3	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
AD-A6	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F

FIGURE 5. DM86S128CNC

Functional Description (Continued)

A4-A3	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
A4-A6	-	-	-	-	2	3	4	5	6	7	8	9	A	B	C	D

FIGURE 6. DM86S128CND

Functional Description (Continued)

A1-A3	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
A4-A6	0															

FIGURE 7. DM86S128CQJ

FIGURE 8. DM86S128CQH

A6-A3	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
A4-A6	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2
3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3
4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4
5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5
6	6	6	6	6	6	6	6	6	6	6	6	6	6	6	6	6
7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7