

DESCRIPTION:



The DPZ128X32VA/VAP is a 4 megabit CMOS FLASH Electrically Erasable and Programmable nonvolatile memory module. The module is built with four 128K x 8 FLASH memory devices. The DPZ128X32VA/VAP can be user configurable as 512K x 8, 256K x 16 or 128K x 32 bits.

The DPZ128X32VA/VAP is ideal for use in systems that require periodic code updates, or for use as a high speed nonvolatile storage medium.


FEATURES:

- User Definable Configurations:
512K x 8, 256K x 16 or 128K x 32
- Fast Read Access Times: 90*, 120, 150, 200ns
- Low Power:
120mA Maximum Active (32 bit Mode)
400µA Maximum Standby (CMOS)
- 1,000 Erase/Program Cycles Minimum
- Command Register Architecture for Microprocessor Compatible Write Interface.
- 12.0V $\pm 5\%$ V_{PP}
- TTL-Compatible Inputs and Outputs
- Military Versions Available with All Devices used to Construct the Module Compliant to MIL-STD-883; Class B
- 66-Pin Ceramic PGA

* Commercial Only.



FUNCTIONAL BLOCK DIAGRAM



PIN NAMES

A0 - A16	Address Inputs
I/O0 - I/O31	Data In/Out
CE0 - CE3	Chip Enables
WE0 - WE3	Write Enables
OE	Output Enable
VDD	Power (+5V)
VSS	Ground
N.C.	No Connect

PIN-OUT DIAGRAM

1 I/O8	12 WE1	23 I/O15	34 I/O24	45 VDD	56 I/O31
2 I/O9	13 CE1	24 I/O14	35 I/O25	46 CE3	57 I/O30
3 I/O10	14 VSS	25 I/O13	36 I/O26	47 WE3	58 I/O29
4 A13	15 I/O11	26 I/O12	37 A6	48 I/O27	59 I/O28
5 A14	16 A10	27 OE	38 A7	49 A3	60 A0
6 A15	17 A11	28 N.C.	39 N.C.	50 A4	61 A1
7 A16	18 A12	29 WE0	40 A8	51 A5	62 A2
8 N.C.	19 VDD	30 I/O7	41 A9	52 WE2	63 I/O23
9 I/O0	20 CE0	31 I/O6	42 I/O16	53 CE2	64 I/O22
10 I/O1	21 N.C.	32 I/O5	43 I/O17	54 VSS	65 I/O21
11 I/O2	22 I/O3	33 I/O4	44 I/O18	55 I/O19	66 I/O20

DEVICE OPERATION:

The DPZ128X32VA/VAP is an electrically erasable and programmable memory that functions similar to an EPROM type device, but can be erased without removing it from the system and exposing it to ultraviolet light. Each 128K x 8 device on the module can be erased individually eliminating the need to re-program the entire module when partial code changes are required.

READ:

With $V_{pp} = 0V$ to $V_{DD} + 2.0V$ (V_{PPL0}), the DPZ128X32VA/VAP is a read-only memory and can be read like a standard EPROM. The module can be read as a 32 bit, 16 bit or an 8 bit device. $\overline{CE0}$ thru $\overline{CE3}$ select the device to be read. After a device is selected, \overline{OE} is set to a logic-low level to enable the outputs of the module.

When $V_{pp} = 12.0V \pm 0.6V$ (V_{PPH1}), reads can be accomplished in the same manner as described above but must be preceded by writing 00H to the command register prior to reading the device. When V_{pp} is raised to V_{PPH1} the contents of the command register default to 00H and remain that way until the command register is altered.

STANDBY:

When $\overline{CE0}$ thru $\overline{CE3}$ are raised to a logic-high level, the standby operation disables the DPZ128X32VA/VAP reducing the power consumption substantially. The outputs are placed in a high-impedance state, independent of the \overline{OE} input. If the module is deselected during programming, erasure, or program/erase verification, the device upon which the operation was being performed will continue to draw active current until the operation is completed.

PROGRAM:

The DPZ128X32VA/VAP programming and erasing functions are accessed via the command register when high voltage is applied to V_{pp} . The contents of the command register control the functions of the memory device (see *Command Definition Table*).

The command register is not an addressable memory location. The register stores the address, data, and command information required to execute the command. When $V_{pp} = V_{PPL0}$ the command register is reset to 00H returning the device to the read-only mode.

The command register is written by enabling the device upon which the operation is to be performed (see *Truth Table*). While the device is enabled bring \overline{WE} to a logic-low (V_{L1}), the address is latched on the falling edge of \overline{WE} and data is latched on the rising edge of \overline{WE} . Programming is initiated by writing 40H (program setup command) to the command register. On the next falling edge of \overline{WE} the address to be programmed will be latched followed by the data being latched on the rising edge of \overline{WE} (see *AC Operating and Characteristics Table*).

PROGRAM VERIFY:

The DPZ128X32VA/VAP is programmed one byte at a time. Each byte may be programmed sequentially or at random. Following each programming operation, the byte must be verified.

To initiate the program-verify mode, C0H must be written to the command register of the device just programmed. The programming operation is terminated on the rising edge of \overline{WE} the program-verify command is written to the command register.

After the program-verify command is written to the command register, the memory device applies an internally generated margin voltage to the byte just written. After waiting t_{WHGL} , the byte can be verified by doing a read. If true data is read from the device, the byte write was successful and the next byte may be programmed.

If the device fails to verify, the program/verify operation is repeated up to 25 times. Failure to verify after 25 program/verify operations indicates a failed device. Most bytes will program on the first or second write.

ERASE:

The DPZ128X32VA/VAP can be erased one 128K x 8 device at a time or two devices can be erased if using the module as a x16 or x32 bit device. The erase function is a command-only operation and can only be executed while $V_{pp} = V_{PPH1}$.

To setup the chip-erase, 20H must be written to the command register. The chip-erase is then executed by once again writing 20H to the command register (see *AC Operating and Characteristics Table*).

To ensure a reliable erasure, all bits in the device to be erased should be programmed to their charged state (data = 00H) prior to starting the erase operation. With the algorithm provided, this operation should take approximately 2 minutes.

ERASE VERIFY:

The erase operation erases all bytes in the device selected in parallel. Upon completion of the erase operation, each byte must be verified. This operation is initiated by writing A0H to the command register. The address to be verified must be supplied because it is latched on the falling edge of \overline{WE} .

The memory device internally generates a margin voltage and applies it to the addressed byte. If FFH is read from the device, it indicates the byte is erased. The erase/verify command is issued prior to each byte verification to latch the address of the byte to be verified. This continues until FFH is not read from the device or the last address for the device being erased is read.

If FFH is not read from the byte being verified, an additional erase operation is performed. Verification then resumes from the last byte verified. Once all bytes in the device being erased are verified, the erase

operation is complete. The verify operation should now be terminated by writing a valid command such as program set-up to the command register.

RESET:

The reset command is provided as a way to safely abort a program or erase command operation. Following either the program setup command (40H) or the set-up erase command (20H), two consecutive writes of FFH will safely abort either operation. If the reset command is issued prior to the program command or the erase command, the memory contents will not be altered. A valid command must then be written to put the device in another mode.

DESIGN CONSIDERATIONS:

V_{pp} traces should use similar trace widths and layout considerations as the V_{DD} power bus. The V_{pp} supply traces should also be decoupled to help decrease voltage spikes.

Power-up sequencing should be such that V_{pp} doesn't go above V_{DD} + 2.0V before V_{DD} reaches a steady state voltage, while on power-down V_{pp} should be below V_{DD} + 2.0V before V_{DD} is lowered.

While the DPZ128X32VA/VAP memory module has high-frequency, low-inductance decoupling capacitors mounted on the substrate connected to V_{DD} and V_{SS}, it is recommended that a 4.7μF to 10μF electrolytic capacitor be placed near the memory module connected across V_{DD} and V_{SS} for bulk storage.

TRUTH TABLE						
MODE		\overline{CE}	\overline{WE}	\overline{OE}	V _{PP}	DATA I/O
READ - ONLY	Not selected	H	X	X	V _{PPLO}	High-Z
	Output Disable	L	H	H	V _{PPLO}	High-Z
	Read	L	H	L	V _{PPLO}	DOUT
READ/WRITE	Not Selected	H	X	X	V _{PPHI}	High-Z
	Output Disable	L	H	H	V _{PPHI}	High-Z
	Read	L	H	L	V _{PPHI}	DOUT
	Write	L	L	H	V _{PPHI}	DIN

X = Don't Care, L = LOW, H = HIGH

V_{PPHI} = 12.0V ± 0.6V, V_{PPLO} = 0V to V_{DD} + 2.0V

COMMAND DEFINITION TABLE							
Command	Bus Cycles Req'd	First Bus Cycle			Second Bus Cycle		
		Operation	Address	Data	Operation	Address	Data
Read Memory	1	Write	X	00H	-	-	-
Setup Erase/Erase	2	Write	X	20H	Write	X	20H
Erase Verify	2	Write	EA	A0H	Read	X	EVD
Setup Program/Program	2	Write	X	40H	Write	PA	PD
Program Verify	2	Write	X	C0H	Read	X	PVD
Reset	2	Write	X	FFH	Write	X	FFH

EA = Address to Verify PA = Address to Program

EVD = Data Read from Location EA PD = Data to be Programmed at Location PA

PVD = Data to be Read from Location PA at Program Verify

ABSOLUTE MAXIMUM RATINGS¹

Symbol	Parameter	Value	Units
T _{STC}	Storage Temperature	-65 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
V _{I/O}	Voltage on Any Pin	-2.0 to +7.0 ²	V
V _{PP}	V _{PP} Supply Voltage During Erase/Program	-2.0 to +14.0 ³	V
V _{DD}	V _{DD} Supply Voltage	-2.0 to +7.0 ²	V
I _{OUT}	Output Current	200 ⁴	mA

RECOMMENDED OPERATING CONDITIONS⁵

Symbol	Parameter	Min.	Typ.	Max.	Units
V _{DD}	Supply Voltage	4.5	5.0	5.5	V
V _{IL}	Input Low Voltage	-0.5		0.8	V
V _{IH}	Input High Voltage	2.2		V _{DD} +0.5	V
T _A	Operating Temperature	0	25	70	°C

CAPACITANCE⁶: t_A = 25°C, f = 1MHz

Symbol	Parameter	Max	Unit	Condition
C _{ADR}	Address Input	50	pF	V _{IN} = 0V
C _{CE}	Chip Enable	20		
C _{WE}	Write Enable	50		
C _{OE}	Output Enable	50		
C _{I/O}	Data Input/Output	25		

DC OPERATING CHARACTERISTICS

Symbol	Characteristic	Conditions	x8		x16		x32		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
I _{IL}	Input Leakage Current	V _{IN} = V _{DD} or V _{SS}	-4	+4	-4	+4	-4	+4	µA
I _{OL}	Output Leakage Current	V _{OUT} = V _{DD} or V _{SS}	-4	+4	-2	+2	-1	+1	µA
I _{CC1}	V _{DD} Active Read Current	CE = V _{IL} , f = 6MHz, I _{OUT} = 0mA		30		60		120	mA
I _{CC2}	V _{DD} Programming Current	Programming in Progress		30		60		120	mA
I _{CC3}	V _{DD} Erase Current	Erase in Progress		30		60		120	mA
I _{SB1}	V _{DD} Supply Standby Current (CMOS)	CE = V _{DD} -0.2V, V _{IN} ≥ V _{DD} -0.2V or V _{IN} ≤ 0.2V		400		400		400	µA
I _{SB2}	V _{DD} Supply Standby Current (TTL)	CE = V _{IH} , V _{IN} = V _{IH} or V _{IN} = V _{IL}		4		4		4	mA
I _{PP5}	V _{PP} Leakage Current	V _{PP} = V _{PPLO}		4		4		4	µA
I _{PP1}	V _{PP} Read Current	V _{PP} = V _{PPHI}		200		200		200	µA
		V _{PP} = V _{PPLO}		4		4		4	
I _{PP2}	V _{PP} Programming Current	V _{PP} = V _{PPHI} , Programming in Progress		30		60		120	mA
I _{PP3}	V _{PP} Erase Current	V _{PP} = V _{PPHI} , Erasure in Progress		30		60		120	mA
V _{IL}	Input Low Voltage		-0.5	0.8	-0.5	0.8	-0.5	0.8	V
V _{IH}	Input High Voltage		2.0	V _{DD} +0.5	2.0	V _{DD} +0.5	2.0	V _{DD} +0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.45		0.45		0.45	V
V _{OH}	Output High Voltage	I _{OH} = -2.5mA	2.4		2.4		2.4		V
V _{PPLO}	V _{PP} during Read-Only Operations		0	V _{DD} +2.0	0	V _{DD} +2.0	0	V _{DD} +2.0	V
V _{PPHI}	V _{PP} during Read/Write Operations		11.40	12.60	11.40	12.60	11.40	12.60	V


AC TEST CONDITIONS

Input Pulse Levels	0V to 3.0V
Input Pulse Rise and Fall Times	5ns *
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V

* Transition measured between 0.8V and 2.2V.

Figure 1. Output Load

** Including Probe and Jig Capacitance.



OUTPUT LOAD

Load	CL	Parameters Measured
1	100 pF	except tCLZ, tOLZ, tDF
2	5 pF	tCLZ, tOLZ, tDF



A.C. OPERATING AND CHARACTERISTICS - READ CYCLE: Over operating ranges


No.	Symbol	Parameter	90ns [†]		120ns		150ns		200ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	t _{RC}	Read Cycle Time	90		120		150		200		ns
2	t _{CE}	Chip Enable Access Time		90		120		150		200	ns
3	t _{ACC}	Address Access Time		90		120		150		200	ns
4	t _{OE}	Output Enable Access Time		40		50		55		55	ns
5	t _{CLZ}	Chip Enable to Output in LOW-Z ^{6,7}	0		0		0		0		ns
6	t _{OLZ}	Output Enable to Output in LOW-Z ^{6,7}	0		0		0		0		ns
7	t _{DF}	Output Disable to Output in HIGH-Z ^{6,7}		25		30		35		35	ns
8	t _{OH}	Output Hold from Address, CE, or OE Change	0		0		0		0		ns
9	t _{WR}	Write Recovery Time before Read	6		6		6		6		μs

A.C. OPERATING AND CHARACTERISTICS - WRITE/ERASE OPERATING CYCLE: Over operating ranges⁸


No.	Symbol	Parameter	90ns [†]		120ns		150ns		200ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
10	t _{WC}	Write Cycle Time	90		120		150		200		ns
11	t _{AS}	Address Setup Time	0		0		0		0		ns
12	t _{AH}	Address Hold Time	45		50		60		75		ns
13	t _{DS}	Data Setup Time	45		50		50		50		ns
14	t _{DH}	Data Hold Time	10		10		10		10		ns
15	t _{WR}	Write Recovery Time before Read	6		6		6		6		μs
16	t _{RR}	Read Recover Time before Write	0		0		0		0		μs
17	t _{CS}	Chip Enable Setup Time before Write	20		20		20		20		ns
18	t _{CH}	Chip Enable Hold Time	0		0		0		0		ns
19	t _{WP}	Write Pulse Width	45		50		50		50		ns
20	t _{WPH}	Write Pulse Width HIGH	20		20		20		20		ns
21	t _{WHP}	Duration of Programming Operation	10	25	10	25	10	25	10	25	μs
22	t _{WHE}	Duration of Erase Operation	9.5	10.5	9.5	10.5	9.5	10.5	9.5	10.5	ms
23	t _{PS}	V _{PP} setup Time to Chip Enable LOW	100		100		100		100		ns
24	t _{VCS}	V _{DD} Setup Time	2		2		2		2		μs
25	t _{VPPR}	V _{PP} Rise Time	500		500		500		500		ns
26	t _{VPPF}	V _{PP} Fall Time	500		500		500		500		ns


[†] Commercial only.




**NOTES:**

1. Stresses greater than those under **ABSOLUTE MAXIMUM RATINGS** may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposures to absolute maximum rating conditions for extended periods may affect reliability.
2. -2.0 minimum for pulse width less than 20ns (V_{IL} min. = -0.5V at DC level).
3. Maximum D.C. voltage on V_{PP} may overshoot to +14.0V for periods less than 20ns.
4. Output shorted for no more than one second. No more than one output shorted at a time.
5. All voltages are with respect to V_{SS} .
6. This parameter is guaranteed and not 100% tested.
7. Transition is measured at the point of ± 500 mV from steady state voltage.
8. Read timing characteristics during read/write operations are the same as during read-only operations. See A.C. Characteristics for Read-Only Operations.







ERASE ALGORITHM



DPZ128X32VA - MECHANICAL DRAWING



DPZ128X32VAP- MECHANICAL DRAWING



ORDERING INFORMATION

DP Z128X32V A P - XX X
 PREFIX DEVICE TYPE VENDOR DESIG. SPEED GRADE

C	COMMERCIAL	0° to +70°C
I	INDUSTRIAL	-40° to +85°C
M	MILITARY	-55° to +125°C
B*	MIL-PROCESSED	-55° to +125°C
90	90ns	(COMMERCIAL ONLY)
12	120ns	
15	150ns	
20	200ns	
BLANK	CERAMIC DEVICES	
P**	PLASTIC DEVICES	
	AMD 28F010 DEVICES	
	128Kx32 FLASH VERSAPAC MODULE	

- * Built with 883 devices.
- ** Commercial and Industrial grade only.

Dense-Pac Microsystems, Inc.

7321 Lincoln Way ♦ Garden Grove, California 92641-1428
 (714) 898-0007 ♦ (800) 642-4477 (Outside CA) ♦ FAX: (714) 897-1772