4 Megabit CMOS FLASH

DPZ128X32VA/DPZ128X32VAP

DESCRIPTION:

The DPZ128X32VA/VAP is a 4 megabit CMOS FLASH Electrically Erasable and Programmable nonvolatile memory module. The module is built with four 128K x 8 FLASH memory devices. The DPZ128X32VA/VAP can be user configurable as 512K x 8, 256K x 16 or 128K x 32 bits.


The DPZ128X32VA/VAP is ideal for use in systems that require periodic code updates, or for use as a high speed nonvolatile storage medium.

FEATURES:

- User Definable Configurations:
 512K x 8, 256K x 16 or 128K x 32
- Fast Read Access Times: 90*, 120, 150, 200ns
- Low Power:

120mA Maximum Active (32 bit Mode) 400µA Maximum Standby (CMOS)

- 1,000 Erase/Program Cycles Minimum
- Command Register Architecture for Microprocessor Compatible Write Interface.
- 12.0V ±5% V_{PP}
- TTL-Compatible Inputs and Outputs
- Military Versions Available with All Devices used to Construct the Module Compliant to MIL-STD-883; Class B
- 66-Pin Ceramic PGA
- * Commercial Only.



| PIN | N NAMES |
|-----------------|----------------|
| A0 - A16 | Address Inputs |
| I/O0 - I/O31 | Data In/Out |
| CEO - CE3 | Chip Enables |
| WEO - WE3 | Write Enables |
| <u>OE</u> | Output Enable |
| V _{DD} | Power (+5V) |
| V _{SS} | Ground |
| N.C. | No Connect |

| | PIN-OUT DIAGRAM | | | | | | | | |
|--|-----------------|--|---|--|--|--|--|--|--|
| 4 Á13 15 1/0 5 A14 16 A1 6 A15 17 A1 7 A16 18 A1 8 N.C. 19 VD 9 1/00 20 CE 10 1/01 21 N. | E1 | (TOP VIEW) OOO 42 I/O16 OOO 42 I/O16 OOO 42 I/O16 OOO 47 AB OOO 42 I/O16 OOO 43 I/O17 @ @ @ 44 I/O18 | 45 VDD 56 I/O31 46 CE3 57 I/O3Ø 47 WE3 58 I/O29 48 I/O27 59 I/O28 49 A3 60 AØ 50 A4 61 A1 51 A5 62 A2 52 WE2 63 I/O23 53 CE2 64 I/O22 54 VSS 65 I/O21 55 I/O19 66 I/O2Ø | | | | | | |

315

30A014-52-A REV. D

2759415 0001496 298

DEVICE OPERATION:

The DPZ128X32VA/VAP is an electrically erasable and programmable memory that functions similar to an EPROM type device, but can be erased without removing it from the system and exposing it to ultraviolet light. Each 128K x 8 device on the module can be erased individually eliminating the need to re-program the entire module when partial code changes are required.

READ:

With VPP = 0V to VDD + 2.0V (VPPLO), the DPZ128X32VAVAP is a read-only memory and can be read like a standard EPROM. The module can be read as a 32 bit, 16 bit or an 8 bit device. CE0 thru CE3 select the device to be read. After a device is selected, OE is set to a logic-low level to enable the outputs of the module.

When $V_{PP}=12.0V\pm0.6V$ (V_{PPHI}), reads can be accomplished in the same manner as described above but must be preceded by writing 00H to the command register prior to reading the device. When V_{PP} is raised to V_{PPHI} the contents of the command register default to 00H and remain that way until the command register is altered.

STANDBY:

When CE0 thru CE3 are raised to a logic-high level, the standby operation disables the DPZ128X32VA/VAP reducing the power consumption substantially. The outputs are placed in a high-impedance state, independent of the OE input. If the module is deselected during programming, erasure, or program/erase verification, the device upon which the operation was being performed will continue to draw active current until the operation is completed.

PROGRAM:

The DPZ128X32VA/VAP programming and erasing functions are accessed via the command register when high voltage is applied to Vpp. The contents of the command register control the functions of the memory device (see Command Definition Table).

The command register is not an addressable memory location. The register stores the address, data, and command information required to execute the command. When VPP = VPPLO the command register is reset to 00H returning the device to the read-only mode. The command register is written by enabling the device upon which the operation is to be performed (see Truth Table). While the device is enabled bring \overline{WE} to a logic-low (VIL), the address is latched on the falling edge of WE and data is latched on the rising edge of WE. Programming is initiated by writing 40H (program setup command) to the command register. On the next falling edge of WE the address to be programmed will be latched followed by the data being latched on the rising edge of WE (see AC Operating and Characteristics Table).

PROGRAM VERIFY:

The DPZ128X32VA/VAP is programmed one byte at a time. Each byte may be programmed sequentially or at random. Following each programming operation, the byte must be verified.

To initiate the program-verify mode, C0H must be written to the command register of the device just programmed. The programming operation is terminated on the rising edge of WE the program-verify command is written to the command register.

After the program-verify command is written to the command register, the memory device applies an internally generated margin voltage to the byte just written. After waiting twHGL, the byte can be verified by doing a read. If true data is read from the device, the byte write was successful and the next byte may be programmed.

If the device fails to verify, the program/verify operation is repeated up to 25 times. Failure to verify after 25 program/verify operations indicates a failed device. Most bytes will program on the first or second write.

ERASE:

The DPZ128X32VA/VAP can be erased one 128K x 8 device at a time or two devices can be erased if using the module as a x16 or x32 bit device. The erase function is a command-only operation and can only be executed while Vpp - VppHI.

To setup the chip-erase, 20H must be written to the command register. The chip-erase is then executed by once again writing 20H to the command register (see AC Operating and Characterstics Table).

To ensure a reliable erasure, all bits in the device to be erased should be programmed to their charged state (data – 00H) prior to starting the erase operation. With the algorithm provided, this operation should take approximately 2 minutes.

ERASE VERIFY:

The erase operation erases all bytes in the device selected in parallel. Upon completion of the erase operation, each byte must be verified. This operation is initiated by writing A0H to the command register. The address to be verified must be supplied because it is latched on the falling edge of WE.

The memory device internally generates a margin voltage and applies it to the addressed byte. If FFH is read from the device, it indicates the byte is erased. The erase/verify command is issued prior to each byte verification to latch the address of the byte to be verified. This continues until FFH is not read from the device or the last address for the device being erased is read.

If FFH is not read from the byte being verified, an additional erase operation is performed. Verification then resumes from the last byte verified. Once all bytes in the device being erased are verified, the erase

operation is complete. The verify opertation should now be terminated by writing a valid command such as program set-up to the command register.

RESET:

The reset command is provided as a way to safely abort a program or erase command operation. Following either the program setup command (40H) or the set-up erase command (20H), two consecutive writes of FFH will safely abort either operation. If the reset command is issued prior to the program command or the erase command, the memory contents will not be altered. A valid command must then be written to put the device in another mode.

DESIGN CONSIDERATIONS:

Vpp traces should use similar trace widths and layout considerations as the V_{DD} power bus. The V_{PP} supply traces should also be decoupled to help decrease voltage spikes.

Power-up sequencing should be such that Vpp doesn't go above $V_{DD}+2.0V$ before V_{DD} reaches a steady state voltage, while on power-down Vpp should be below $V_{DD}+2.0V$ before V_{DD} is lowered.

While the DPZ128X32VA/VAP memory module has high-frequency, low-inductance decoupling capacitors mounted on the substrate connected to V_{DD} and V_{SS} , it is recommended that a $4.7\mu F$ to $10\mu F$ electrolytic capacitor be placed near the memory module connected across V_{DD} and V_{SS} for bulk storage.

| | TRUTH TABLE | | | | | | | | | |
|--------------|----------------|----|----|----|-------------------|----------|--|--|--|--|
| N | IODE | CE | WE | ŌĒ | Vpp | DATA I/O | | | | |
| | Not selected | Н | Х | Х | VPPLO | High-Z | | | | |
| READ - ONLY | Output Disable | L | Н | Н | VPPLO | High-Z | | | | |
| | Read | L | Н | L | V _{PPLO} | DOUT | | | | |
| | Not Selected | Н | X | Х | V _{PPHI} | High-Z | | | | |
| READ/WRITE | Output Disable | L | Н | Н | V _{PPHI} | High-Z | | | | |
| NE IE, WHILE | Read | L | Н | L | V _{PPHI} | DOUT | | | | |
| | Write | L | L | H | V _{PPHI} | DIN | | | | |

X = Don't Care, L = LOW, H = HIGH $V_{PPHI} = 12.0V \pm 0.6V, V_{PPLO} = 0V to V_{DD} + 2.0V$

| COMMAND DEFINITION TABLE | | | | | | | | | |
|--------------------------|-----------------|-------------------|-----------------|------|-----------|--------------|------|--|--|
| Cammand | Bus | I | First Bus Cycle | • | Se | cond Bus Cyc | le | | |
| Command | Cycles Req'd | Operation Address | | Data | Operation | Address | Data | | |
| Read Memory | 1 | Write | Х | 00H | - | - | - | | |
| Setup Erase/Erase | 2 | Write | Х | 20H | Write | Х | 20H | | |
| Erase Verify | 2 | Write | EA | A0H | Read | Х | EVD | | |
| Setup Program/Program | 2 | Write | Х | 40H | Write | PA | PD | | |
| Program Verify | 2 | Write | Х | COH | Read | Х | PVD | | |
| Reset | 2 | Write | Х | FFH | Write | Х | FFH | | |

EVD = Data Read from Location EAPD = Data to be Programmed at Location PA

PVD = Data to be Read from Location PA at Program Verify

30A014-52-A REV. D 317

2759415 0001498 060

| ABSOLUTE MAXIMUM RATINGS 1 | | | | | | | |
|----------------------------|---|-----------------------------|-------|--|--|--|--|
| Symbol | Parameter | Value | Units | | | | |
| Tstc | Storage Temperature | -65 to +125 | °C | | | | |
| TBIAS | Temperature Under Bias | -55 to +125 | °C | | | | |
| Vi/o | Voltage on Any Pin | $-2.0 \text{ to } +7.0^{2}$ | V | | | | |
| V _{PP} | VPP Supply Voltage During Erase/Program | -2.0 to +14.0 ³ | V | | | | |
| V_{DD} | V _{DD} Supply Voltage | $-2.0 \text{ to } +7.0^{2}$ | V | | | | |
| lout | Output Current | 200 4 | mA | | | | |

| RECOMMENDED OPERATING CONDITIONS 5 | | | | | | | | | |
|------------------------------------|--------------------------|------|------|----------------------|-------|--|--|--|--|
| Symbol | Parameter | Min. | Тур. | Max. | Units | | | | |
| V_{DD} | Supply Voltage | 4.5 | 5.0 | 5.5 | V | | | | |
| VIL | Input Low Voltage | -0.5 | | 0.8 | ٧ | | | | |
| V _{IH} | Input High Voltage | 2.2 | | V _{DD} +0.5 | V | | | | |
| TA | Operating Temperature | 0 | 25 | <i>7</i> 0 | °C | | | | |

| CAPACITANCE 6: $t_A = 25^{\circ}C$, $f = 1MHz$ | | | | | | | |
|---|-------------------|-----|------|----------------------|--|--|--|
| Symbol | Parameter | Max | Unit | Condition | | | |
| CADR | Address Input | 50 | | 1 | | | |
| C_{CE} | Chip Enable | 20 |] | | | | |
| CWE | Write Enable | 50 | pΕ | V _{IN} = 0V | | | |
| COE | Output Enable | 50 |] | | | | |
| CI/O | Data Input/Output | 25 | 1 | | | | |


| | | DC OPERATING | CHARA | CTERIST | ICS | | | | |
|------------------|---|---|-------|----------------|-------|----------------|-------|----------------|-------|
| Symbol | Characteristic | Conditions | , | K 8 | х | 16 | х | 32 | Units |
| Зуппоот | Characteristic | Conditions | Min. | Max. | Min. | Max. | Min. | Max. | Ciats |
| l _{IL} | Input Leakage Current | $V_{IN} = V_{DD}$ or V_{SS} | -4 | +4 | -4 | +4 | -4 | +4 | μA |
| lou | Output Leakage Current | Vout - VDD or Vss | -4 | +4 | -2 | +2 | -1 | +1 | μА |
| Icc1 | V _{DD} Active Read Current | $\overline{CE} = V_{IL}, f = 6MHz,$ $I_{OUT} = 0mA$ | | 30 | | 60 | | 120 | mA |
| Icc2 | V _{DD} Programming Programming in Progress | | | 30 | | 60 | | 120 | mA |
| Іссз | V _{DD} Erase Current | Erasure in Progress | | 30 | | 60 | | 120 | mA |
| I _{SB1} | V _{DD} Supply Standby Current (CMOS) | $\overline{\text{CE}}$ = V _{DD} -0.2V, V _{IN} \geq V _{DD} -0.2V or V _{IN} \leq 0.2V | | 400 | | 400 | | 400 | μА |
| IsB2 | V _{DD} Supply Standby Current (TTL) | CE - V _{IH} , V _{IN} - V _{IH} or V _{IN} - V _{IL} | | 4 | | 4 | | 4 | mA |
| IPPS | V _{PP} Leakage Current | VPP = VPPLO | | 4 | | 4 | | 4 | μA |
| I _{PP1} | VPP Read Current | VPP = VPPHI | | 200 | | 200 | | 200 | μА |
| iPP1 | VPP Read Current | VPP = VPPLO | | 4 | | 4 | | 4 | μετ |
| IPP2 | V _{PP} Programming Current | V _{PP} = V _{PPHI} , Programming in Progress | | 30 | | 60 | | 120 | mA |
| IPP3 | V _{PP} Erase Current | VPP = VPPHI, Erasure in Progress | | 30 | | 60 | | 120 | mA |
| VIL | Input Low Voltage | | -0.5 | 0.8 | -0.5 | 0.8 | -0.5 | 0.8 | ٧ |
| ViH | Input High Voltage | | 2.0 | $V_{DD} + 0.5$ | 2.0 | $V_{DD} + 0.5$ | 2.0 | $V_{DD} + 0.5$ | > |
| Vol | Output Low Voltage | loL = 2.1mA | | 0.45 | | 0.45 | | 0.45 | V |
| Voн | Output High Voltage IOH = -2.5mA | | 2.4 | | 2.4 | | 2.4 | | ٧ |
| VPPLO | V _{PP} during Read-Only (| Operations | 0 | $V_{DD} + 2.0$ | 0 | $V_{DD} + 2.0$ | 0 | $V_{DD} + 2.0$ | V |
| VPPHI | VPP during Read/Write | Operations | 11.40 | 12.60 | 11.40 | 12.60 | 11.40 | 12.60 | ٧ |

| AC TEST CONDITIONS | | | | | | |
|---------------------------------|------------|--|--|--|--|--|
| Input Pulse Levels | 0V to 3.0V | | | | | |
| Input Pulse Rise and Fall Times | 5ns * | | | | | |
| Input Timing Reference Levels | 1.5V | | | | | |
| Output Timing Reference Levels | 1.5V | | | | | |

^{*} Transition measured between 0.8V and 2.2V.

| OUTPUT LOAD | | | | | | |
|-------------|------------------------------------|------------------------|--|--|--|--|
| Load | C _L Parameters Measured | | | | | |
| 1 | 100 pF | except tclz, tolz, tpf | | | | |
| 2 | 5 pF | tclz, tolz, tdf | | | | |

Figure 1. Output Load
** Including Probe and Jig Capacitance.




| | A.C. OPERATING AND CHARACTERISTICS - READ CYCLE: Over operating ranges | | | | | | | | | | |
|-----|--|--|-------------------|------|-------|------|-------|------|-------|------|------|
| No. | No. Symbol | vmbol Parameter | 90ns [†] | | 120ns | | 150ns | | 200ns | | Unit |
| | | Turanjetei | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Omi |
| 1_ | trc | Read Cycle Time | 90 | | 120 | | 150 | | 200 | | ns |
| 2 | tce | Chip Enable Access Time | | 90 | | 120 | | 150 | | 200 | ns |
| 3 | tACC | Address Access Time | | 90 | | 120 | | 150 | | 200 | ns |
| 4 | toe | Output Enable Access Time | | 40 | | 50 | | 55 | | 55 | ns |
| 5 | tcız | Chip Enable to Output in LOW-Z 6, 7 | 0 | | 0 | | 0 | | 0 | | ns |
| 6 | touz | Output Enable to Output in LOW-Z 6, 7 | 0 | | 0 | | 0 | | 0 | | ns |
| 7 | t _{DF} | Output Disable to Output in HIGH-Z 6, 7 | | 25 | | 30 | | 35 | | 35 | ns |
| 8 | tон | Output Hold from Address, CE, or OE Change | 0 | | 0 | | 0 | | 0 | | ns |
| 9 | twr | Write Recovery Time before Read | 6 | | 6 | ļ | 6 | | 6 | | μs |


| A.C. OPERATING AND CHARACTERISTICS - WRITE/ERASE OPERATIING CYCLE: Over operating ranges 8 | | | | | | | | | | | |
|--|-----------------|-------------------------------------|------|-------------------|------|-------|------|-------|------|-------|------|
| | Symbol | Parameter | 90 | 90ns [†] | | 120ns | | 150ns | | 200ns | |
| | | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| 10 | twc | Write Cycle Time | 90 | | 120 | | 150 | | 200 | | ns |
| 11 | tas | Address Setup Time | 0 | | 0 | | 0 | | 0 | | ns |
| 12 | t _{AH} | Address Hold Time | 45 | | 50 | | 60 | | 75 | | ns |
| 13 | t _{DS} | Data Setup Time | 45 | | 50 | | 50 | | 50 | | ns |
| 14 | ton | Data Hold Time | 10 | | 10 | | 10 | | 10 | | ns |
| 15 | twr | Write Recovery Time before Read | 6 | | 6 | | 6 | | 6 | | μs |
| 16 | t _{RR} | Read Recover Time before Write | 0 | | 0 | | 0 | | 0 | | μs |
| 17 | tcs | Chip Enable Setup Time before Write | 20 | | 20 | | 20 | | 20 | | ns |
| 18 | tcH | Chip Enable Hold Time | 0 | | 0 | | 0 | | 0 | | ns |
| 19 | twp | Write Pulse Width | 45 | j | 50 | | 50 | | 50 | | ns |
| 20 | twpH | Write Pulse Width HIGH | 20 | | 20 | | 20 | | 20 | | ns |
| 21 | twhP | Duration of Programming Operation | 10 | 25 | 10 | 25 | 10 | 25 | 10 | 25 | μѕ |
| 22 | ₹WHE | Duration of Erase Operation | 9.5 | 10.5 | 9.5 | 10.5 | 9.5 | 10.5 | 9.5 | 10.5 | ms |
| 23 | tps | VPP setup Time to Chip Enable LOW | 100 | | 100 | | 100 | | 100 | | ns |
| 24 | tvcs | V _{DD} Setup Time | 2 | | 2 | | 2 | | 2 | | μs |
| 25 | t∨ppr | VPP Rise Time | 500 | | 500 | | 500 | | 500 | | ns |
| 26 | t∨ppf | VPP Fall Time | 500 | | 500 | | 500 | | 500 | | ns |

t Commercial only.

30A014-52-A REV. D 319


! 2759415 0001500 549 🖿






320

30A014-52-A REV. D




NOTES:

- Stresses greater than those under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress
 rating only and functional operation of the device at these or any other conditions above those indicated in the operational
 sections of this specification is not implied. Exposures to absolute maximum rating conditions for extended periods may affect
 reliability.
- 2. -2.0 minimum for pulse width less than 20ns (VIL min. = -0.5V at DC level).
- 3. Maximum D.C. voltage on VPP may overshoot to +14.0V for periods less than 20ns.
- 4. Output shorted for no more than one second. No more than one output shorted at a time.
- 5. All voltages are with respect to VSS.
- 6. This parameter is guaranteed and not 100% tested.
- 7. Transition is measured at the point of ± 500 mV from steady state voltage.
- 8. Read timing characteristics during read/write operations are the same as during read-only operations. See A.C. Characteristics for Read-Only Operations.




30A014-52-A 321 ■ 2759415 0001502 311 ■




2759415 0001503 258


322

30A014-52-A REV. D




30A014-52-A REV. D 2759415 0001504 194





2759415 0001505 020

30A014-52-A REV. D



Dense-Pac Microsystems, Inc.

7321 Lincoln Way ◆ Garden Grove, California 92641-1428 (714) 898-0007 ◆ (800) 642-4477 (Outside CA) ◆ FAX: (714) 897-1772

30A014-52-A REV. D

325 2759415 0001506 T67 **=**