	REVISIONS																								
LTR						C	DESC	RIPT	ION									DAT	E (YR	MO-C)A)	A	PPRO	OVED	
					-																				
REV	<u> </u>											П							<u> </u>					Γ	
SHEET	_																								
REV																									
SHEET	22	23													<u> </u>			L	L	L	<u> </u>	<u> </u>	_	<u> </u>	
REV STATU	_	RE	٧							_		Щ							┞	<u> </u>	L	ļ	<u> </u>	↓_	
OF SHEET	rs	SH	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21
PMIC N/A				_	بر	BEPARED BY Brag a. Pt DEFENSE ELECTRONICS SUPPLY CENTED DAYTON, OHIO 45444			R	į															
9	ARDI JTAR AWIN	Y	D		CHECKER BY APPROVED BY			M	MICROCIRCUITS			TS, MON	, DIGITAL, CMOS PARALLEL I/O MONOLITHIC SILICON				/0								
THIS DRAW FOR USE BY AND AG DEPARTM	ALL DEF	PARTI	MENT HE	rs	DRAWING APPROVAL DATE 5 JANUARY 1989 REVISION LEVEL				size A				cope 268			59	62	-8	95	14					
AMSC N	Α				HE.V	,3101	4 LE \						L		SHE	ET		1		OF		23			

* U.S. GOVERNMENT PRINTING OFFICE: 1987 — 748-129/60911

5962-E1144

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

 SCOPE 1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". 1.2 Part number. The complete part number shall be as shown in the following example: 5962-89514 Lead finish per Case outline Device type Drawing number MIL-M-38510 (1.2.2)(1.2.1)1.2.1 Device type. The device type shall identify the circuit function as follows: Circuit function Frequency Generic number Device type Parallel input/output controller 6.17 MHz Z84C2006 01 1.2.2 Case outline. The case outline shall be as designated in appendix C of MIL-M-38510, and as follows: Case outline Outline letter D-5 (40-lead, 2.096" x .620" x .225"), dual-in-line package 1.3 Absolute maximum ratings. -0.3 to +7.0 V dc -0.3 to +7.0 V dc -65°C to +150°C 1.0 W +270 C Lead temperature (soldering, 10 seconds) - - - - -Maximum junction temperature (T_J): At Tc = +125°C - - - - - -+180°C Thermal resistance, junction-to-case (θ_{JC}) - - - - See MIL-M-38510, appendix C 1.4 Recommended operating conditions. 4.5 V dc minimum to 5.5 V dc maximum Supply voltage ----Minimum high level input voltage (VIH): V_{CC} - 0.6 V dc Maximum low level input voltage (VIL): 0.8 V dc 0.45 V dc Frequency of operation -, - - - - - - - - - - - - -DC to 6.17 MHz -55°C to +125°C 20 ns maximum SIZE STANDARDIZED Α 5962-89514 **MILITARY DRAWING** SHEET **REVISION LEVEL** DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

DESC FORM 193A SEP 87 ÷ U. S. GOVERNMENT PRINTING OFFICE: 1988---550-547

2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

REQUIREMENTS

- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- $3.2\,$ Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.2 Block diagram. The block diagram shall be as specified on figure 2.
 - 3.2.3 Case outline. The case outline shall be in accordance with 1.2.2 herein.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full case operating temperature range.
- 3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.5 herein.
- 3.5 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.5. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-	-89514	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	•	SHEET 3	

DESC FORM 193A SEP 87

Test	Symbol	i -55°C < T∩	tions < +125°C		Refer-		e Limits		Unit
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		VCC = 5.0 V ±10% unless otherwise specified		subgroups	ence number	type	Min	Max	
Clock high input voltage	ν _{1H1}	 		1,2,3	 	 A11 	 V _{CC} -0.6 	V _{CC} +0.3 1/	V
Clock low input voltage	V _{IL1}	† 		1,2,3	 	 A11 	 -0.3 <u>1/</u>	0.45	V
Logic input high voltage	V _{IH2}	T 	1,2,3	T - ! !	 All 	2.2	v _{cc}	V 	
Logic input low voltage	IV _{IL2}	Ť 	•	1,2,3	T	 All 	-0.3 1 <u>1</u> /	0.8) V
Logic low output	I V _{OL}	I _{OL} = 2.0 mA		1,2,3	T -	 A11 	 	0.4	 V
Logic high output voltage	 V _{OH1} 	I _{OH} = -1.6 m	A	1,2,3	 	A11	2.4	<u> </u>	V
Logic high output voltage	 V _{ОН2} 	I _{0H} = -250 μ	A	1,2,3	 	A11	V _{CC} 8	<u> </u> 	j v
Power supply current	I _{CC1}	V _{CC} = 5.0 V V _{IH} = V _{CC} - V _{IL} = 0.2 V, CLK = 6 MHz	0.2 V, C _L = 100 pF,	1,2,3		 A11 	 	 7 	mA
Power supply current	I _{CC2}	V _{CC} = 5.0 V,	CLK = 0 MHz	1,2,3	1	 A11 	 	100	 μΑ
Output leakage current low, open drain outputs	ILOL	V _{OUT} = 0.4 V		1,2,3	Ť 	1 A11	 -10 	+10 	 μΑ
Output leakage current high, open drain outputs	I I LOH	V _{OUT} = V _{CC}		1,2,3	 -	A11	-10	+10	μA
Input low current (input and bidirectional)	IIL	V _{IN} = 0.4 V		1,2,3		All	-10	+10	μА
Input high current (input and bidirectional)	II _{IH}	VIN = VCC		1,2,3	 	 A11 	-10 	+10	μ A
See footnotes at end	of table	•							
STANDAR			SIZE A	-		506	2-89514		
MILITARY D	RAWI	NG	A	REVISION		330	SHEE		

± U. S. GOVERNMENT PRINTING OFFICE: 1988---550-547

TABLE I. Electrical performance characteristics - Continued. Conditions -55°C < T_C < +125°C V_{CC} = 5.0 V ±10% Limits Unit |Symbol |Group A | |Refer-|Device| Test Isubgroupslence | type Min 1 Max lunless otherwise specifiedl Inumberl $V_{CC} = 4.5 \text{ V}$ $V_{OH} = 1.5 \text{ V}$ 1,2,3 A1 1 -1.5 -5.0 mΑ Darlington drive I OH 2 current port B onlyl $R_L = 1.1 k\Omega$ 1/ рF 10 A11 4 c_{I1} See 4.3.1c Clock input capacitance 5 pF A11 Logic input capacitance c_{12} pF 15 A11 4 c_0 Output and bidirectional capacitance 7,8 A11 See 4.3.1d Functional test 6.171 MHz 9,10,11 A11 See figure 3 Maximum frequency 1/ ! f_{MAX} |C_L = 100 pF ±10% lt_{cyc2/} A11 | 1162 1 ns 9,10,11 Clock cycle time Clock pulse width 9,10,11 2 A11 65 ns Hi gh tpwH1 65 9,10,11 3 A11 ns Low tpwL1 Clock time 20 A1 1 9,10,11 4 ns Fall 1/ tfc 5 A11 20 9,10,11 ns Rise 1/ ltrc \overline{CE} , B/\overline{A} , C/\overline{D} to \overline{RD} 6 A11 50 3/ ns 9,10,11 t_{SHL1} TORQ setup time 9,10,11 7 A11 35 ns Any hold times for tHLH1 specified setup tHHL1 time 1/ A11 70 ns 9,10,11 8 RD, TORO to clock t_{SLH2} setup time t_{SHL2} See footnotes at end of table. SIZE **STANDARDIZED** Α 5962-89514 **MILITARY DRAWING REVISION LEVEL** SHEET DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

DESC FORM 193A SEP 87

☆ U. S. GOVERNMENT PRINTING OFFICE: 1988—550-547

TABLE I. Electrical performance characteristics - Continued. Conditions Unit -55°C < T_C < +125°C V_{CC} = 5.0 V ±10% |Refer-|Device| Limits Group A |Symbol Test subgroupslence type Max Inumber unless otherwise specified 300 9,10,11 A11 ns |See figure 3 RD, TORQ ↓ to data tPZL1 4/ $|C_L = 100 \text{ pF } \pm 10\%$ out delay t_{PZH1} 70 ns A1 1 9,10,11 10 RD. TORQ + to data tpi.Z1 out float delay 1/ tpHZ1 ns 40 $C_L = 50 \text{ pF } \pm 10\%$ 11 A11 9,10,11 Data in to clock + t_{SZH1} |See figure 3 setup time t_{SZL1} A11 120 ns 9,10,11 12 See figure 3 TORQ ↓ to data out tPZL2 4/ $C_1 = 100 \text{ pF} \pm 10\%$ delay (INTACK cycle) tpZH2 13 A11 70 ns 9,10,11 MI ↓ to clock ↑ setup tSHL3 time 5/ A11 0 ns 14 9,10,11 MI ↓ to clock ↑ setup t_{SLH4} time $5/(\overline{MI} \text{ cycle})$ A11 100 ns 15 9,10,11 MI ↓ to IEO ↓ delay tPHL1 6/ 7/ (interruptpreceeding MI) 9,10,11 | 16 A11 | 100 ns IEI to TORQ ↓ setup t_{SHL}5 time (INTACK cycle) 1/ 120 ns A11 |C_L = 50 pF ±10% 9,10,11 17 IEI + to IEO + delay tpHL2 6/ See figure 3 150 ns 9,10,11 | 18 A11 See figure 3 IEI ↓ to IEO ↑ delay t_{PLH3} 6/ $C_L = 100 \text{ pF } \pm 10\%$ (after ED decode) 170 ns 9,10,11 19 A11 TORO ↑ to clock ↓ t_{SLH6} setup time (to activate READY on next clock cycle) See footnotes at end of table. SIZE STANDARDIZED 5962-89514 Α **MILITARY DRAWING** SHEET **REVISION LEVEL** DEFENSE ELECTRONICS SUPPLY CENTER 6 DAYTON, OHIO 45444

DESC FORM 193A SEP 87

	TABLE I	. Electrical performance cl	<u>naracteris</u> i	tics - (Continue	ed.		
Test	Symbol		Group A	Refer-	Device	Limi	ts	Unit
	İ	V _{CC} = 5.0 V ±10% unless otherwise specified	subgroups	ence number	type	Min	Max	<u> </u>
Clock + to READY + delay <u>1</u> /	t _{PHL} 4	C _L = 50 pF ±10% See figure 3	9,10,11	20	A11	170 6/		ns
Clock \downarrow to READY \downarrow delay $\underline{1}/$	t _{PHL} 5		9,10,11	21	A11	120 6/		ns
STROBE pulse width	tpWL2	 	9,10,11	22	A11 	120 <u>8</u> /		ns
1/ STROBE + to clock + setup time (to activate READY on next clock cycle)	t _{SHL} 7	†	9,10,11	23	 All 	 150 <u>6</u> / 		ns
TORQ ↑ to PORT DATA stable delay (mode 0)	tpZL3		9,10,11	24	A11		160 6/	ns
	 t _{SLH8} t _{SHL8}] 	9,10,11	25	A11 	190	 	ns
STROBE + to PORT DATA stable (mode 2)	tpZL4	T 	9,10,11	26	 A11 	 	180	ns
STROBE † to PORT DATA delay (mode 2) 1/	t _{PLZ2}	C _L = 50 pF ±10% See figure 3	9,10,11	 27 	 A11 	 	160	ns
PORT DATA match to INT+delay (mode 3)	t _{PHL6}	See figure 3 C _L = 100 pF ±10%	9,10,11	28	A11		430	ns
STROBE + to INT + delay	t _{PHL7}		9,10,11	29	A11		350	ns

1/ Guaranteed, if not tested, to the limits specified herein.

2/ t_{Cyc} = tpWH1 + t_{rc} + tpWL1 + t_{fc}.

3/ tSHL1 may be reduced, however, the time subtracted must be added to tpZL1 or tpZH1.

4/ Increase by 10 ns for each 50 pF increase in load up to 200 pF maximum.


5/ To reset the PIO, MI must be active for a minimum of 2 clock cycles without an active RD or IORQ signal.


6/ Increase by 2 ps for each 10 = 5 decrease.

6/ Increase by 2 ns for each 10 pF increase in load up to 100 pF maximum. 7/ 2.5 t_{Cyc} > (N-2) t_{PHL2} + t_{PHL1} + t_{SHL5}. 8/ For mode 2: t_{PWL2} > t_{SLH8}.

STANDARDIZED MILITARY DRAWING	SIZE A		5962	-89514	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	-	SHEET	7

DESC FORM 193A SEP 87







à U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

Switching test circuits


Standard test load

Open drain test load





Switching test input/output waveform



AC testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Timing measurements are made at 2.0 V for a logic "1" and 0.8 V for logic "0".

FIGURE 3. Timing diagram and test circuits.


STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444


SIZE
A


FREVISION LEVEL

SHEET
10


DESC FORM 193A SEP 87 W U. S. GOVERNMENT PRINTING OFFICE: 1988--550-547









☆ U. S. GOVERNMENT PRINTING OFFICE, 1988—550-547







U.S. GOVERNMENT PRINTING OFFICE 1988 550-547




± U. S. GOVERNMENT PRINTING OFFICE: 1988--550-547



± U. S. GOVERNMENT PRINTING OFFICE: 1986--550-547





- 3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.8 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section $\overline{4}$ of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method $\overline{5005}$ of $\overline{MIL-STD-883}$ including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 (C_{11} , C_{12} , and C_0 measurements) shall be measured only for the initial test and after process or design changes which may affect capacitance. A minimum sample size of 5 devices with zero rejects shall be required.
 - d. Subgroup 7 and 8 functional testing shall include verification of instruction set. These tests form a part of the manufacturers test tape and shall be maintained and available from approved sources of supply.
 - 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - Test condition D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARDIZED	SIZE A		5962	-89514	
MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	-	SHEET	20

± U. S. GOVERNMENT PRINTING OFFICE: 1988—550-547

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
 Interim electrical parameters (method 5004)	
 Final electrical test parameters (method 5004)	1*,2,3,7,8,9, 10,11
 Group A test requirements (method 5005)	1,2,3,4,7,8,9,1 10,11
Groups C and D end-point electrical parameters (method 5005)	1,2,3

^{*} PDA applies to subgroup 1.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.
- 6.4 Terms and definitions. The abbreviations, terms, symbols, and definitions used herein (including terms and symbols for device terminals) are defined in MIL-M-38510, MIL-STD-1331, and as follows:

IEI Interrupt enable in (input, active high). When this line is active, the PIO is able to interrupt the CPU.

IEO Interrupt enable out (output, active high). This output is high only if IEI is high and the CPU is not servicing an interrupt from this PIO. In conjunction with IEI, this line can be used to implement a system-wide interrupt priority daisy chain.

AO-A7 Port A bus (bidirectional, three-state). This 8-bit bus is used to transfer data or status or control information between port A of the PIO and a peripheral device. AO is the least significant bit.

STANDARDIZED MILITARY DRAWING	SIZE A		5962	-89514	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	•	SHEET	21

DESC FORM 193A SEP 87 ★ U. S. GOVERNMENT PRINTING OFFICE: 1988--550-547

ASTB	Port A strobe pulse (input, mode of operation selected	active l for port	ow). A as f	The meaning of ollows:	this sign	al depends on the	
	(1) Output mode: The posit acknowledge the receipt	ive edge of data	of thi from t	s strobe is is he PIO.	ssued by th	e peripheral to	
	(2) Input mode: The strobe peripheral into port A is active.	e is issue of the PI	d by t O. Da	he peripheral ta is loaded i	to load da into the PI	ta from the O when this signal	
	(3) Bidirectional mode: Wh register is gated onto strobe acknowledges the	the port	A bidi	rectional bus	ta from the . The posi	e port A output tive edge of the	
	(4) Control mode: The stro	be is inh	ibited	internally.			
ARDY	Register A ready (output, a mode of operation selected	active hig for port	h). T A as f	he meaning of ollows:	this signa	al depends on the	
	(1) Output mode: This signal goes active to indicate that the port A output register has been loaded and the peripheral data bus is stable and ready for transfer to the peripheral device.						
	(2) Input mode: This signal is active when the port A input register is empty and is ready to accept data from the peripheral device.						
	(3) Bidirectional mode: This signal is active when data is available in the port A output register for transfer to the peripheral device. In this mode data is not placed on the port A bus unless ASTB is active.						
B0-B7	Port B bus (bidirectional, tristate). This 8-bit bus is used to transfer data and/or status or control information between port B of the PIO and a peripheral device. The port B bus is capable of supplying 1.5 mA at 1.5 V to drive Darlington transistors. BO is the least significant bit of the bus.						
BSTB	Port B strobe pulse (input that of ASTB with the follow	, active lowing exce	ow). eption	The meaning o :	f this sig	nal is similar to	
	In the port A bidirect device onto the port A	ional mode input reg	e, this gister	s signal strob	es data fr	om the peripheral	
BRDY	Register B ready (output, that of A ready with the f	ollowing (except	ion:			
	In the port A bidirect register is empty and	ional mode ready to	e this accept	signal is hig data from the	h when the periphera	port A input 1 device.	
DO-D7	CPU data bus (bidirectiona commands between the CPU a	l, trista nd PIO. I	te). 00 is	This bus is us the least sigr	ed to tran ifficant bi	sfer all data and t of the bus.	
B/ ⊼	B/A Port B or A select (input, active high). This pin defines which port will be accessed during a data transfer between the CPU and PIO. A low level on this pin selects port A while a high level selects port B.						
c/ 0	Control or data select (input, active high). This pin defines the type of data transfer to be performed between the CPU and PIO. A high level on this pin during a CPU write to the PIO causes the data bus to be interpreted as a command for the port selected by the B/\overline{A} SEL line. A low level on this pin means that the data bus is being used to transfer data between the CPU and the PIO.						
STA	NDARDIZED	SIZE				00514	
	ARY DRAWING	Α	L,			-89514	
DEFENSE E	LECTRONICS SUPPLY CENTER			REVISION LEVE	-	SHEET 22	

± U. S. GOVERNMENT PRINTING OFFICE: 1988—550-547

Chip enable (input, active low). A low level on this pin enables the PIO to accept CE command or data inputs from the CPU during a write cycle, or to transmit data to the CPU during a read cycle.

System clock (input). The PIO uses the standard system clock to synchronize certain signals internally. This is a single phase clock.

Machine cycle 1 (input, active low). This signal from the CPU is used as a sync pulse to control internal PIO operations. When MI is active and the RD signal is active, the CPU is fetching an instruction from memory. Conversely, when MI is active and $\overline{\text{TORQ}}$ is active, the CPU is acknowledging an interrupt. In addition, the MI signal has two other functions within the PIO: MI

(1) MI synchronizes the PIO interrupt logic.

(2) When $\overline{\text{MI}}$ occurs without an active $\overline{\text{RD}}$ or $\overline{\text{IORQ}}$ signal the PIO enters a reset state.

6.5 Approved source of supply. An approved source of supply is listed herein. Additional sources will be added as they become available. The vendor listed herein has agreed to this drawing and a certificate of compliance (see 3.5) has been submitted to DESC-ECS.

	LCAGE	Vendor	Replacement
Military drawing		similar part	military specification
part number		number <u>1</u> /	part number
5962-8951401QX	 56708 	 28402006CMB 	

Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

56708

Vendor name and address

Zilog, Incorporated 210 Hacienda Avenue Campbell, CA 95008

STANDARDIZED **MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER**

DAYTON, OHIO 45444

SIZE Α

REVISION LEVEL

5962-89514

SHEET

23

DESC FORM 193A SEP 87

CLK

± U. S. GOVERNMENT PRINTING OFFICE: 1968-550-547