	,								REVISI	ONS										
LTR					ļ	DESCR	RIPTION	٧					DA	ATE (YI	R-MO-0	DA)		APPR	OVED	
Α	Upda 1.5. I	te boile Make c	erplate t orrectio	to curre ons to I _C	nt crite cc. Add	eria and d R∟tot	form. I est circ	Make c uit in fi	orrection gure 5.	ons to 1 - jak	.3, 1.4,	and		97-1	0-03		Moni	ica L. P	oelking	•
REV			I.		-															
REV	A 15	Α 16																		
REV SHEET	A 15	A 16		BEV			Δ.						2							
REV SHEET REV STATUS	<u> </u>	 -		REV			A 1	A 2	A	A	A 5	A	A	A	A	A 10	A	A 12	A 12	A
REV SHEET REV STATUS OF SHEETS PMIC N/A STAI	15	16 RD		SHE	ET PAREI	Joseph	1	2	A 3	A 4	5	6	7	8 UPPL	9 -Y CE	10	11	12 -UMB	13	A 14
REV SHEET REV STATUS OF SHEETS PMIC N/A STAI	15	16 RD CUIT		SHE	PAREI	Joseph	1 A. Kert	2			5	6	7	8 UPPL	9 -Y CE	10	11	12 -UMB	13	-
REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRO DRA THIS DRAWII FOR U DEPA	NDAR OCIRO AWIN NG IS A SE BY A	RD CUIT G VAILAR	3LE	SHE PRE	PROVE	BY onica L	A. Kert	2 by		MIC 3-T(5 D	6 EFEN	7 ISE S COL	8 UPPL UMB	9 LY CE US, C	10 NTEF	11 R COL 43210 PEED EXE	12 LUMB 6 CMOS R WIT	13 US	-
REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRO DRA	NDAF OCIRC AWIN NG IS A SE BY A RTMEN NCIES (RD CUIT G VAILAR ALL ITS DF THE	3LE E	SHE PRE	CKED MA	BY onica L D BY onica L	A. Kerk	2 Dy ing		MIC 3-T(5 D	6 EFEN	7 ISE S COL	8 UPPL UMB	9 LY CE US, C	10 NTEF	11 R COL 43210 PEED EXE	12 LUMB 6 CMOS R WIT	13 US	-
MICRO DRA THIS DRAWII FOR U DEPA AND AGEI DEPARTMEN	NDAF OCIRC AWIN NG IS A SE BY A RTMEN NCIES (RD CUIT G VAILAR ALL ITS OF THE	3LE E	SHE PRE CHE	CKED M. PROVE M.	BY onica L D BY onica L	A. Kert Poelk Poelk	2 Dy ing		MIC 3-T(ADE	5 D	IRCU INE D S LAT	7 ISE S COL	BUPPLUMB	9 LY CE US, C	H SP	11 R COL 43210 PEED LEXE LICOI	12 LUMB 6 CMOS R WIT	13 US S,	


<u>DISTRIBUTION STATEMENT A.</u> Approved for public release; distribution is unlimited.

5962-E325-97

9004708 0031011 T89 **==**

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	54HC137	3-to-8 line decoder/demultiplexer with address latches, TTL compatible inputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

М

Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535,

appendix A

Q or V

Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
E	GDIP1-T16	16	Dual-in-line

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91516
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 2

DSCC FORM 2234 APR 97

9004708 0031012 915 **9**

1.3 Absolute maximum ratings. 1/2/3/			
Supply voltage range (V _{CC})	***************************************	0.5 V dc to +7.0 V dc	
DC input voltage range (V _{IN})		0.5 V dc to Vcc + 0.5 V i	dc
DC output voltage range (V _{оит})		0.5 V dc to Vcc + 0.5 V	dc
DC input clamp current (I_{K}) $(V_{I} < 0 V, V_{I} > V_{CC})$		±20 mA	1
DC output clamp current (lox) (Vo < 0 V, Vo > Vcc)	••••••••••••••••••	±20 mA	!
DC output current (lour) (Vout = 0 to Vcc) (per output)		±25 mA	
DC V _{CC} or GND current		±50 mA	
Maximum power dissipation (P _D)		500 mW <u>4</u> /	
Storage temperature range (T _{STG})	***************************************	65°C to +150°C	
Lead temperature (soldering, 10 seconds)	•••••	+300°C	
Thermal resistance, junction-to-case (ᡚc) Junction temperature (TJ)		See MIL-STD-1835	
ounded temperature (13)		+1/5°C	
1.4 Recommended operating conditions. 1/2/3/5/			
Supply voltage range (Vcc)	*********************	2.0 V dc to +6.0 V dc	
Input voltage range (V _{IN})		+0.0 V dc to Vcc	
Output voltage range (Vουτ)		+0.0 V dc to Vcc	
Case operating temperature range (Tc)		55°C to +125°C	
Minimum high level input voltage (V _H):			
V _{CC} = 2.0 V		1.5 V dc	
V _{CC} = 4.5 V		3.15 V dc	
V _{CC} = 6.0 V Maximum low level input voltage (V _{IL}):		4.2 V dc	
V _{CC} = 2.0 V		0.3 V do	
V _{CC} = 4.5 V			
V _{CC} = 6.0 V		1 2 V dc	
Input rise and fall times (tr, tr):			
V _{CC} = 2.0 V	***************************************	1000 ns	
V _{CC} = 4.5 V		500 ns	
V _{CC} = 6.0 V		400 ns	
Minimum nulna dissertana OL tarre (s.)			
Minimum pulse duration; GL low (t _w):		400	
V _{CC} = 2.0 V V _{CC} = 4.5 V		120 ns	
V _{CC} = 4.3 V			
		20113	
Minimum setup time; A, B, and C before GL↑ (tsu)			
V _{CC} = 2.0 V		115 ns	
V _{CC} = 4.5 V	•••••	23 ns	
V _{CC} = 6.0 V		20 ns	
Minimum hold time; A, B, and C after GL ↑ (ել)		_	
V _{CC} = 2.0 V		5 ns	
V _{CC} = 4.5 V V _{CC} = 6.0 V	• • • • • • • • • • • • • • • • • • • •	5 ns	
Maximum high level output current (I _{OH})	•••••••••••••••••••••••••	5 iis -5.2 m∆	
Maximum low level output current (lo _L)		+5.2 mA	
, , , , , , , , , , , , , , , , , , ,		TOLE HICK	
1.5 Digital logic testing for device classes Q and V.			
Fault coverage measurement of manufacturing			
logic tests (MIL-STD-883, test method 5012)		XX percent 6	
Stresses above the absolute maximum rating may cause permanent degrade performance and affect reliability. The maximum junction te conditions in accordance with method 5004 of MIL-STD-883. Unless otherwise noted, all voltages are referenced to GND. The limits for the parameters specified herein shall apply over the full For packages with multiple V _{CC} and GND pins, this value represents Unused inputs must be held high or low to prevent them from floating. Values will be added when they become available.	mperature may be ex specified V _{CC} range the total current into a	xceeded for allowable short dura and case temperature range o	ation burn-in screening
ुं values will be added when they become available.			
STANDADD	SIZE		
STANDARD	Α		5962-91516
MICROCIRCUIT DRAWING	^		2222 0.010
DEFENSE SUPPLY CENTER COLUMBUS		DEMOION LEVE	OUEET
COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET
		Α	3

- 9004708 0031013 851 **-**

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-973 - Configuration Management.

MIL-STD-1835 - Interface Standard For Microcircuit Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's).

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
 - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
 - 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91516
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 4

DSCC FORM 2234 APR 97

9004708 0031014 798

- 3.2.6 Radiation exposure circuit. The radiation exposure circuit shall be as specified when available.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 37 (see MIL-PRF-38535, appendix A).

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE A		5962-91516
	REVISION LEVEL A	SHEET 5

DSCC FORM 2234 APR 97

9004708 0031015 624

Test and MIL-STD-883	Symbol	Test conditions $-55^{\circ}C \le T_C \le +125$	5°C	Vcc	Group A subgroups	Limit	s <u>3</u> /	Unit
test method 1/		+2.0 V ≤ V _{CC} ≤ +6. unless otherwise spe				Min	Max	
High level output voltage 3006	Vон1	For all inputs affecting output of $V_{IN} = V_{IH}$ or V_{IL} , $V_{IH} = 1.5$ V, $V_{IN} = V_{IL}$ For all other inputs, $V_{IN} = V_{CC}$ $V_{IDH} = -20 \mu$ A	under test ∟ = 0.3 V	2.0 V	1, 2, 3	1.9	IVIGA	V
	V _{OH2}	For all inputs affecting output V _{IN} = V _{IH} or V _{IL} , V _{IH} = 3.15 V, V _I For all other inputs, V _{IN} = V _{CC} I _{OH} = -20 µA	/ _{IL} = 0.9 V	4.5 V	1, 2, 3	4.4		
	Vонз	For all inputs affecting output $V_{IN} = V_{IH}$ or V_{IL} , $V_{IH} = 4.2$ V, V_{I} For all other inputs, $V_{IN} = V_{CC}$ $I_{OH} = -20 \mu\text{A}$	L = 1.2 V	6.0	1, 2, 3	5.9		
	V _{OH4}	For all inputs affecting output ($I_{1L} = 0.9 \text{ V}$	4.5 V	1	3.98		
		For all other inputs, V _{IN} = V _{CC}	or GND		2, 3	3.7		
	V _{OH5}	For all inputs affecting output of VIN = VIH or VIL, VIH = 1.5 V, VI		6.0 V	1	5.48		
		For all other inputs, $V_{IN} = V_{CC}$ $I_{OH} = -5.2 \text{ mA}$	or GND		2, 3	5.2		
Low level output voltage 3007	VOL1	For all inputs affecting output of V _{IN} = V _{IH} or V _{IL} , V _{IH} = 1.5 V, V _I For all other inputs, V _{IN} = V _{CC} of IoH = 20µA	L = 0.3 V	2.0 V	1, 2, 3		0.1	V
	Vol2	For all inputs affecting output of VIN = VIH or VIL, VIH = 3.15 V, VIH = 3.15 V, VIH = 3.15 V, VIH = VIH OH = 20µA	/ _{IL} = 0.9 V	4.5 V	1, 2, 3		0.1	
	Vol3	For all inputs affecting output of V _{IN} = V _{IH} or V _{IL} , V _{IH} = 4.2 V, V _I For all other inputs, V _{IN} = V _{CC} of IoH = 20µA	∟= 1.2 V	6.0	1, 2, 3		0.1	
	VOL4	For all inputs affecting output t		4.5 V	1		0.26	
		$V_{IN} = V_{IH}$ or V_{IL} , $V_{IH} = 3.15$ V, V For all other inputs, $V_{IN} = V_{CC}$ ($I_{OH} = 4$ mA			2, 3		0.4	
	V _{OL5}	For all inputs affecting output under test V _{IN} = V _{IH} or V _{IL} , V _{IH} = 1.5 V, V _{IL} = 0.3 V		6.0 V	1		0.26	
		For all other inputs, $V_{IN} = V_{CC}$ on $V_{IN} = V_{CC}$ on $V_{IN} = V_{CC}$ of $V_{IN} = V_{CC}$	or GND		2, 3		0.4	
Input leakage current high	hн	For input under test, V _{IN} = V _{CC} For all other inputs, V _{CC} or GN		6.0 V	1		0.1	μА
3010					2, 3		1.0	
Input leakage current low	hL	For input under test, $V_{IN} = V_{CC}$ For all other inputs, V_{CC} or GN		6.0 V	1		-0.1	μA
3009					2, 3		-1.0	
See footnotes at end	of table.			<u></u>	<u></u>			
	STAND		SIZE A				596	62 -9 1516
DEFENSE SU	JPPLY C	IT DRAWING ENTER COLUMBUS IIO 43216-5000		REV	ISION LEVEL		SHEE	т

■ 9004708 0031016 560 ■

Test and MIL-STD-883 test method 1/	Symbol	Test conditions 2/ -55°C ≤ Tc ≤ +125°C +2.0 V ≤ Vcc ≤ +6.0 V		Vcc	Group A subgroups	Limi	ts <u>3</u> /	Unit
· · · · ·		1	nerwise specified			Min	Max	-
Quiescent supply	Icc	For all inputs, V _{IN} = V	cc or GND	6.0 V	1		8.0	μА
current			_		2, 3		160	┤ ‴ `
Input capacitance	CIN	$T_C = +25$ °C, $V_{IN} = V_C$ See 4.4.1c	c or GND	5.0 V	4		10	pF
Power dissipation	C _{PD}	$C_L = 50 pF minimum,$	f = 1 MHz	5.0 V	4		85	pF
capacitance	4/	See 4.4.1c						`
Functional tests	<u>5</u> /	Verify output Vo	$V_{IL} = 0.3 \text{ V}, V_{IH} = 1.5 \text{ V}$	2.0 V	7, 8	L	Н	
3014		See 4.4.1b	$V_{IL} = 0.9 \text{ V}, V_{IH} = 3.15 \text{V}$	4.5 V				
			$V_{IL} = 1.2 \text{ V}, V_{IH} = 4.2 \text{ V}$	6.0 V				
Propagation delay	t _{PLH} ,	C _L = 50 pF minimum		2.0 V	9		190	ns
time, A, B, C, to Y	tphL	See figure 4			10, 11		288	1
3003				4.5 V	9		38	1
	<u>6</u> /				10, 11		57	1
				6.0 V	9		32	1
					10, 11		48	7
Propagation delay	t _{PLH} ,	C _L = 50 pF minimum		2.0 V	9		145	ns
time, G2, to Y	tphL	See figure 4			10, 11		220	7
3003				4.5 V	9		29	1
	<u>6</u> /				10, 11		44	1
				6.0 V	9		25	1
					10, 11		37	1
Propagation delay	t _{PLH} ,	C _L = 50 pF minimum		2.0 V	9		145	ns
time, G1 to Y	tpHL	See figure 4		1	10, 11		220	1
3003				4.5 V	9		29	1
	<u>6</u> /				10, 11		44	
				6.0 V	9		25	1
					10, 11		37	7
Propagation delay	t _{PLH} ,	C _L = 50 pF minimum		2.0 V	9		190	ns
time, GL to Y	tphL	See figure 4			10, 11		285	
3003				4.5 V	9		38	1
	<u>6</u> /				10, 11		57	1
				6.0 V	9		32	1
					10, 11		48	1
Transition time,	tтьн	C _L = 50 pF minimum		2.0 V	9		75	ns
any output	tTHL	See figure 4			10, 11		110	վ
3003				4.5 V	9		15	7
	اه ا	1		1 '	<u> </u>			

See footnotes at end of table.

<u>6</u>/

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91516
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		A	7

22 13

10, 11

9 10, 11

6.0 V

DSCC FORM 2234 APR 97

■ 9004708 0031017 4T7 **■**

TABLE I. Electrical performance characteristics - Continued.

- 1/ For tests not listed in the referenced MIL-STD-883 utilize the general test procedure of 883 under the conditions listed herein. All inputs and outputs shall be tested, as applicable, to the tests in table I herein.
- 2/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except for the loc test, where the output terminals shall be open. When performing the loc test, the current meter shall be placed in the circuit such that all current flows through the meter.
- 3/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.
- 4/ Power dissipation capacitance (C_{PD}) determines both the power consumption (P_D) and current consumption (I_S). Where: $P_D = (C_{PD} + C_L) \text{ (Vcc x Vcc)} f + \text{ (Icc x Vcc)}$ $I_S = (C_{PD} + C_L) \text{ Vccf} + \text{ Icc}$

f is the frequency of the input signal; and C_L is the external output load capacitance.

- 5/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic each and V_{IH} min are listed in section 1.4 herein. input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of qualified devices. Allowable tolerances per MIL-STD-883 may be incorporated. For outputs, L ≤ V_{IL} max, H ≥ V_{IH} min, where V_{IL} max
- 6/ For propagation delay tests, all paths must be tested.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE
A

5962-91516

SHEET
8

DSCC FORM 2234 APR 97

■ 9004708 0031018 333 **■**

Device types	01
Case outlines	E
Terminal number	Terminal symbol
1	Α
2	В
3	<u>C</u>
4	GL
5	G2
6	G1
7	Y7
8	GND
9	Y6
10	Y5
11	Y4
12	Y 3
13	Y2
14	Y1
15	Y0
16	Vcc

Pin description				
Terminal symbol	Description			
 G2, GL	Enable input (inverting)			
G1	Enable input (noninverting)			
A, B, C	Select inputs			
Ym (m = 0 to 7)	Outputs (selected low)			

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91516
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 9

■ 9004708 0031019 27T ■

Er	nable i	nputs	Sele	ect in	puts	T			Οι	itputs	 3			
					P =									
GL	G1	G2	C	В	Α	Y0	Y 1	Y2	Y3	Υ4	Y5	Y6	Y 7	
Х	Х	Н	X	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н	
Х	L	Х	X	Х	Х	H	Н	Н	H	Н	Н	Н	Н	
L	Н	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	
L	Н	L	L	L	Н	Н	L	H	Н	Н	H	Н	Н	
L	Н	L	L	Н	L	н	Н	L	Н	Н	H	Н	Н	
L	Н	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	H	
L	Н	L	Н	L	L	Н	Н	Н	Н	Ļ	Н	Н	Н	
L	Н	L	Н	L	Н	Н	H	Н	Н	Н	L	Н	Н	
L	Н	L	Н	Н	L	Н	H	Н	H	Н	Н	L	Н	
L	Н	L	Н	H	H	Н	Н	H	Н	H	<u>H</u>	H	L	
Н	Н	L	X	Х	X	(Outp						red	
							а	ddre	ss L	; all c	other	s H		

FIGURE 2. Truth table.






FIGURE 3. Logic diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91516
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		A	10


9004708 0031020 T91 *******



■ 9004708 0031021 928 **■**



9004708 0031022 864



NOTES:

- Input signal from pulse generator: $V_{IN}=GND$ to V_{CC} ; PRR = 0; $t_r \le 6.0$ ns; $t_r \le 6.0$ ns; duty cycle = 50 percent. $C_L=50$ pF per table I (includes test jig and probe capacitance). $R_T=50\Omega$, $R_L=500\Omega$ or equivalent. The outputs are measured one at a time with one transition per measurement.

FIGURE 4. Switching waveforms and test circuit - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91516
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 13

DSCC FORM 2234 APR 97

9004708 0031023 7TO 🖿

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The bum-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.3.1 <u>Electrostatic discharge sensitivity qualification inspection</u>. Electrostatic discharge sensitivity (ESDS) testing shall be performed in accordance with MIL-STD-883, method 3015. ESDS testing shall be measured only for initial qualification and after process or design changes which may affect ESDS classification.
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962- 9 1516
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		A	14

DSCC FORM 2234 APR 97

9004708 0031024 637

TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	2/ 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

^{1/} PDA applies to subgroup 1.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- c. C_{IN} and C_{PO} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} shall be measured between the designated terminal and GND at a frequency of 1 MHz. This test may be performed at 10 MHz and guaranteed, if not tested, at 1 MHz. The DC bias for the pin under test (V_{BIAS}) = 2.5 V or 3.0 V. For C_{IN} and C_{PD}, test all applicable pins on five devices with zero failures.
- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 <u>Additional criteria for device classes Q and V.</u> The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91516
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 15

DSCC FORM 2234 APR 97

9004708 0031025 573

^{2/} PDA applies to subgroups 1 and 7.

- 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
 - 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor- prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users.</u> Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.
- 6.4 Comments. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0674.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
 - 6.6 Sources of supply.
- 6.6.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91516
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		A	16

■ 9004708 0031026 40T ■

STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 97-10-03

Approved sources of supply for SMD 5962-91516 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 during the next revision. MIL-HDBK-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9151601QEA	ODKS7	GEM11101BEA
5962-9151601QEB	ODKS7	GEM11101BEB
5962-9151601QEC	ODKS7	GEM11101BEC

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u>

ODKS7

Vendor name and address

Samoff, David Research Center 201 Washington Road Princeton, NJ 08540-5300

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

9004708 0031027 346