Preliminary Data Sheet



FEATURES

Microcontroller Interface

- Supports high-speed microcontroller interfaces (e.g., 16 MHz 80C188, 12 MHz 68HC11, 30 MHz HPC460X3)
- Supports comprehensive masked interrupt and polled structures for firmware flexibility
- Complements and shares address space with companion CL-SM331 SCSI Disk Controller
- Provides single-pin selection of direct compatibility with Intel®-or Motorola®-style microcontrollers

Optical Format Support

- Incorporates embedded (2,7) RLL ENDEC
- Fully supports ANSI/ISO standard re-writable, partial ROM, and WORM (Write-Once, Read-Many) optical formats using continuous/composite servoing
- Supports ANSI/ISO standard ECC/CRC codes
- Provides internal programmable voting thresholds for Sector Mark, ID Fields, Data Sync Mark, and Resync Marks
- Provides hardware PLL re-synchronization capability for automatic detection of and recovery from loss of frequency lock

High Performance

Supports up to 24 MHz NRZ data rates


(cont. next page)

Optical Disk ENDEC/ECC

OVERVIEW

The CL-SM330 Optical Disk ENDEC/ECC is a VLSI component designed to work with the CL-SM331 SCSI Optical Disk Controller to provide the majority of hardware required to implement a Small Computer System Interface (SCSI) optical disk controller. The combination of the CL-SM330 and the CL-SM331 has been designed for embedded optical disk drive applications where minimal real estate, reduced microcontroller intervention, and maximum performance capability are required. The CL-SM330 incorporates a high-speed microcontroller interface, (2,7) RLL Encoder/ Decoder, error-correcting code and CRC code generator, full hardware error detection and correction circuitry and additional logic required to support ANSI/ISO standard re-writable and writeonce optical drives using continuous/composite servoing.

(cont. next page)





FEATURES (cont.)

- Provides 'on-the-fly' hardware error correction without microcontroller intervention
- Allows multiple-sector transfers without microcontroller intervention

Comprehensive Interface

- Direct connection to companion CL-SM331 SCSi Optical Disk Controller without 'glue' logic
- Provides address-decoded, eight-bit, generalpurpose I/O ports and external interrupt sources for drive control requirements

Technology

- 100-pin Quad Flat Pack (QFP) package
- Pinout coordinated with CL-SM331 for optimum board layout efficiency
- Advanced, low-power, double-metal CMOS technology

ADVANTAGES

Unique Features and Benefits

- Pin configurable microcontroller control interface
- Allows direct connection to Intel- or Motorolastyle microcontrollers
- 'On-the-fly' error correction is transparent to local microcontroller
- Relieves microcontroller of error-correction overhead
- Sophisticated track-format-related error retry sequences
- Highest error recovery capability
- Automatic bad-sector slipping support
- Avoids loss of disk orientation for known defective sectors
- Proprietary error-correcting code generator and corrector designs
- Minimum gate count
- Diagnostic modes for testing EDAC circuitry without writing to the medium
- ☐ High testability

OVERVIEW (cont.)

A local microcontroller sets the initial operating parameters for both the CL-SM330 and CL-SM331. Once initialized, multiple-sector operations may be executed without microcontroller intervention. Features such as auto-incrementing ID registers and fully automated error correction relieve the microcontroller of real-time interaction with disk activity. Virtually all controller functions are programmable by the microcontroller via read/write registers. This provides substantial firmware control over drive operation to allow for unique requirements, various retry methods, etc.

Full ANSI/ISO format support provides for programmable Sector Mark, ID Field, Data Sync Mark, and Resync Mark thresholds, automatic hardware PLL re-synchronization capability, compensation for Sector Mark Asymmetry, and Flag Generation and Detection. Output signals are provided to indicate the position of the Pre-Formatted Data Area, the Track Offset Flag Area and the Automatic Laser Power Control Area. Other output signals are provided for data synchronizer (PLL) control. During either normal phase lock, or if phase lock is lost while reading, these output signals can properly coordinate and control Phase/Frequency or Phase-Only Lock Mode, reference oscillator or data input multiplexing, and wide or narrow PLL loop bandwidth.

The CL-SM330 supports standard 512-byte sectors with five ECC interleaves or 1024-byte sectors with ten ECC interleaves. The absolute address of sector data in the data buffer is tracked by the CL-SM330, thereby allowing the generation of correction vectors for erroneous data. These vectors are transferred to CL-SM331, which corrects the erroneous data in the buffer, without microcontroller intervention. Vendor unique or control pointer data can also be stored in the buffer RAM and be accessible to either the local microcontroller or the SCSI host interface. All but worst-case consecutive sector errors are corrected without loss of disk orientation.



TABLE OF CONTENTS

Section		n Page	Se	ection	Page	
1.	PIN 1.1	Pin Diagram for the 100-pin Quad Flat Pack (QFP) Package	5.	INITIALIZATION CONDITIONS 5.1 Reset Conditions 5.2 Register Initialization	36	
2.	2.1	ASSIGNMENTS	6.	CONFIGURATION REGISTERS 6.1 10H Configuration Register 1 6.2 11H Configuration Register 2 6.3 12H Configuration Register 3 6.4 13H Sectors Per Track 6.5 14H ID Target Sector 6.6 15H ID Target Track LSB	38 41 43	
3.	3.1 3.2 3.3 3.4 3.5 3.6 3.7	ISTER TABLES		6.7 16H ID Target Track MSB 6.8 17H ID Compare Sector 6.9 18H ID Compare Track LSB . 6.10 19H ID Compare Track MSB 6.11 1AH Sector Transfer Count 6.12 1BH Sector Correction Count 6.13 1CH, 57H Data Buffer Address Low		
4.	FUN 4.1 4.2 4.3 4.4	CTIONAL DESCRIPTION 22 Read Sector Operation 22 Write Sector Operation 24 Read ID Operation 24 Search ID Operation 25		Middle	s 47	
	4.5 4.6 4.7 4.8 4.9	Blank Sector Operations	7.	NTERRUPT REGISTERS	48 ster 49 5	
	4.11 4.12 4.13 4.14 4.15 4.16 4.17	Data Synchronization Functions	8.	MARK DETECTION CONTROL REGISTERS	50 51 ol5	



TABLE OF CONTENTS (cont.)

Se	ectio	n	Page	Section	Page
9.	WIN	IDOW	CONTROL REGISTERS60	11.3 36H Vendor Unique By	te 3 70
	9.1		Window Control Register 60	11.4 37H Vendor Unique By	
	9.2		TOF Window Control62	11.5 38H General Purpose I	
	9.3		Sector Mark/ALPC Length 62	11.6 39H General Purpose (Output 71
	9.4	2BH	LFLD Control/ALPC Delay 63	11.7 2FH, 33H, 3AH-3DH R	eserved 71
	9.5		PLL Polarity/Lock Control 64	11.8 3EH Set Sector Mark V	
			PLL Relock Control64	11.9 3FH Test Register	
			LFLD Window Control65		_
				12. ELECTRICAL SPECIFICA	TION74
10	. ECC	COL	NTROL REGISTERS66	12.1 Absolute Maximum Rati	
	10.1	30H	Error Correction Status66	12.2 DC Characteristics	
	10.2	31H	Error Corrector RAM Address 67	12.3 AC Characteristics	
	10.3	32H	Error Corrector RAM Data 68		
	MIC	CEL I	ANEQUE DECICTEDO 70	13. TYPICAL APPLICATION	84
• 1			ANEOUS REGISTERS70		
			Vendor Unique Byte 170 Vendor Unique Byte 270	14. ORDERING INFORMATIO	N84

APPENDIX A

Section		Page
1. ANSI/I	SO STANDARD TRACK FORMATS	A-2
	0 mm Sector Format	
1.2. 1	30 mm Sector Format	A-5
1.3. S	ector Format Description	A-8
1.4. E	rror Correction and Detection Codes	A-10
Figures		Page
Figure A	A-1. 90 mm 512 (1024) Byte Sector Format	A-2
Figure A	A-2. 512-Byte Sector Data Field Organization	A-3
Figure A	A-3. 1024-Byte Sector Data Field Organization	A-4
Figure A	A-4. 130mm 512 (1024)-Byte Sector Format	A-5
Figure /	A-5. 512-Byte Sector Data Field Organization	Α-ε
Figure	A-6 1024-Byte Sector Data Field Organization	A 7




5

1. PIN INFORMATION

The CL-SM330 is available in a 100-pin Quad Flat Pack (QFP) package. The pin diagram below shows this package. All unused inputs must be tied to the inactive state, VDD or VSS, as appropriate.

1.1 Pin Diagram for the 100-Pin Quad Flat Pack (QFP) Package





2. PIN ASSIGNMENTS

The following conventions are used in the pin assignment tables. An asterisk (*) denotes a negative-true (low-active) signal. An input pin is indicated by (I). An output pin is indicated by (O). An open-drain output pin is indicated by (OD). A high-impedance output is indicated by (Z). An input/output pin is indicated by (I/O). All unused inputs must be tied to the inactive state, VDD or VSS, as appropriate.

2.1 Microcontroller Interface Pins

SYMBOL	PIN	TYPE	DESCRIPTION
INT	31	OD/O	INTERRUPT: This signal is an interrupt line to the microcontroller. Its polarity and output driver type (push-pull or open drain) are programmable.
CS*	48	ı	CHIP SELECT: This signal must be asserted for all microcontroller accesses to the CL-SM330 registers. It is low active.
WR*/R-W*	47	I	WRITE STROBE/READ-WRITE: When the I/MC* Input is high, this signal acts as the WR* Signal; when CS* and WR* are asserted, the data on the AD Bus will be written to the specified register. When the I/MC* Input is low, this signal acts as the R-W* Signal, that determines the direction of data transfer when accessing the CL-SM330 registers. When CS* and DS are asserted and R-W* is high, a register read operation is in progress. When CS* and DS are asserted and R-W* is low, a register write operation is in progress.
RD*/DS	46	I	READ STROBE/DATA STROBE: When the I/MC* Input is high, this signal acts as the RD* Signal; when CS* and RD* are asserted, the data from the specified register will be driven onto the AD Bus. When the I/MC* Input is low, this signal acts as the DS Signal, that determines the data timing of a register access. When CS* is asserted and R-W* is high, the rising edge of DS indicates when the CL-SM330 may start driving data onto the AD Bus. When CS* is asserted and R-W* is low, the trailing edge of DS indicates when the CL-SM330 may latch data from the AD Bus.



2.1 Microcontroller Interface Pins (cont.)

SYMBOL	PIN	TYPE	DESCRIPTION
I/MC*	45	1	INTEL/MOTOROLA: This signal selects the microcontroller interface to be used. When this signal is high, it selects the Intel Bus Control Interface. When this signal is low, it selects the Motorola Bus Control Interface. An internal pull up allows this signal to be legally 'floated' to select the default Intel Bus Control Interface.
AD[7:0]	44-41,39-36	I/O	MICROCONTROLLER ADDRESS/DATA BUS: These eight signals are the tristate Address/Data signals that interface with a multiplexed Microcontroller Address/Data Bus.
A16/S3	34	ı	MICROCONTROLLER ADDRESS BIT 16: This is the ninth address bit to allow addressing of up to 128K bytes of memory when in the Intel Mode.
AOEN*	98	ı	ADDRESS OUTPUT ENABLE: This signal is the tristate enable control for the A[16,7:0] Latched Address Output buffers. A zero at this input will enable A[16,7:0]. This input must not be allowed to float.
ALE	35	I	ADDRESS LATCH ENABLE: On the trailing edge of this signal, the CL-SM330 latches the address present on the AD Bus and the A16/S3 Input.
RST*	62	1	RESET: Assertion of this signal halts all operations within the CL-SM330 and deasserts all output signals except A[16,7:0] and the AD Bus. With the exceptions listed above, all input/output signals and the INT Signal are set to the high-impedance state.
A[16,7:0]	29-21	Z	MICROCONTROLLER LATCHED ADDRESS: This bus presents the nine address bits latched by ALE. These signals are provided for general system use and are always available, regardless of the state of CS*. They are controlled by the AOEN* Input.

April 1991 7



2.2 CL-SM331 Interface Pins

SYMBOL	PIN	TYPE	DESCRIPTION
SMDET	63	0	SECTOR MARK DETECTED: This signal is asserted when a Sector Mark is detected or a Pseudo Sector Mark is generated.
IDF	51	0	ID FOUND: This signal is connected to the IDF Signal of the CL-SM331. It is asserted after the ODF (Offset Detection Flag, see Appendix A) when a Read, Write, or Blank Sector Operation is in progress. The ID Track and Sector numbers of the current sector match the ID Target registers when the ID Voting Threshold has been met.
SRG	56	I	SEQUENCER READ GATE: This signal is connected to the Read Gate from the CL-SM331.
SWG	55	1.	SEQUENCER WRITE GATE: This signal is connected to the Write Gate from the CL-SM331.
RRCLK	53	0	READ REFERENCE CLOCK: This signal clocks the NRZ Data Signal to or from the CL-SM331.
NRZ	52	I/O	NON RETURN TO ZERO: This signal is the Read Data Output to the CL-SM331 when SRG is asserted. It is the Write Data Input from the CL-SM331 when SWG is asserted. In both cases, it is synchronized to RRCLK. Data transferred over the NRZ line is protected by an eight-bit CRC checksum. The NRZ I/O Buffer has an internal pull-down resistor to prevent the signal from floating when not being driven.
DINT*	49	ı	DISK INTERRUPT INPUT: This signal can be used to combine interrupts from the CL-SM331 with interrupts generated by the CL-SM330. Bits in the Interrupt Enable and Interrupt Status registers are used to enable and distinguish the interrupt sources. If not used, this input must be tied to VDD.
SYSCLK	57	1	SYSTEM CLOCK: This signal is used to clock the error vector transmission circuitry. It must be the same SYSCLK Signal used by the CL-SM331.
CCLK	69	1	CORRECTOR CLOCK: This signal is used to clock the error corrector. For optimum performance, this signal should be connected to the fastest clock available, not exceeding 25 MHz.
CCLK	69	l	corrector. For optimum performance, this signa connected to the fastest clock available, not ex

CL-SM330 Optical Disk ENDEC/ECC



2.2 CL-SM331 Interface Pins (cont.)

SYMBOL	PIN	TYPE	DESCRIPTION
VECTOR	58	0	ERROR CORRECTION VECTOR: This signal is used to serially output error addresses and values for correction by the CL-SM331. Information transferred over the VECTOR line is protected by an eight-bit CRC code.
VERROR	60	ì	ERROR CORRECTION ERROR: This signal is asserted by the CL-SM331 to indicate that it detected a vector transfer protocol error or that the error correction process was not successful (e.g., a buffer parity error was detected during error correction).
VREADY	59	1	ERROR CORRECTION READY: This signal is deasserted by the CL-SM331 after an error correction vector transfer is initiated and reasserted when it is ready to accept another error correction vector. The CL-SM330 will not initiate an error correction vector transfer while this signal is deasserted.

April 1991 9



2.3 Device Interface Pins

SYMBOL	PIN	TYPE	DESCRIPTION
DRG	86	0	DEVICE READ GATE: This signal is the Read Gate sent to the device.
DWG	87	0	DEVICE WRITE GATE: This signal is the Write Gate sent to the device.
PLLCLK	92	I	PLL CLOCK: This signal is the PLL clock from the data synchronizer in the device (2F - two times NRZ frequency). It is used to clock read data from the RLLIN line.
REF2F	89	I	2F REFERENCE CLOCK: This signal is the reference clock from the device (2F - two times NRZ frequency). It is used to clock write data onto the RLLOUT line and to control windowing.
RLLIN	91	I	RLL DATA IN: This signal is the RLL read data from the device PLL (synchronized to PLLCLK).
RLLOUT	90	0	RLL DATA OUT: This is the RLL write data sent to the device (synchronized to REF2F).
RAWIN	94	I	RAW INPUT: This signal is the Raw Read Data Signal used for Sector Mark Detection, and for WORM (Write-Once, Read-Many) applications, Flag Field, and Blank Sector Detection.
TOFWIN	95	0	TRACK OFFSET FLAG WINDOW: This signal is asserted when the optical head is over the Offset Detection Flag. This signal is not asserted unless the Sector Mark or either ID1 or ID2 is error-free preceding the ODF (see Appendix A).
ALPCWIN	96	0	ALPC WINDOW: This signal is asserted when the optical head is over the Automatic Laser Power Control Area after a good Sector Mark or Error-Free ID.
PREFMT	97	0	PRE-FORMAT WINDOW: This signal is always asserted when the optical head is over the Pre-Formatted Area. When the Disable Pre-Format Window Bit in Window Control Register 1 is not set, this signal is deasserted over the Gap and Data Field areas.



2.3 Device Interface Pins (cont.)

SYMBOL	PIN	TYPE	DESCRIPTION
PLLIS	83	0	PLL INPUT SELECT: This signal is used to control the PLL Input Source. When this signal is deasserted, the reference input to the PLL is selected. When this signal is asserted, the Data Input to the PLL is selected. Use of this signal is optional.
PLLMS	84	0	PLL MODE SELECT: This signal is used to control the PLL Detection Mode. When this signal is deasserted, the Phase-Frequency Detection Mode is selected. When this signal is asserted, the Phase-Only Detection Mode is selected. Use of this signal is optional.
PLLGS	82	0	PLL GAIN SELECT: This signal is used to control the PLL Gain Mode. When this signal is deasserted, the PLL is placed in High-Gain Mode. When this signal is asserted, the PLL is placed in Low-Gain Mode. Use of this signal is optional.
LFLD	85	I	LOSS OF FREQUENCY LOCK DETECTED: This signal is asserted by external circuitry when it detects Loss-Of-Frequency-Lock. Use of this signal is optional. The CL-SM330 has internal circuitry for detection of PLL Loss-Of-Frequency-Lock. If unused, this signal must be tied to VSS.
TSMDET	81	0	TRUE SECTOR MARK DETECTED: This signal is asserted when a Sector Mark is detected. It is not asserted when a pseudo sector mark is generated. This signal is provided for use by the drive servo system. Use of this signal is optional.
CMPF	99	0	COMPARE REGISTER FOUND: This signal is asserted when the CL-SM330 determines that it is at the beginning of the sector specified in the compare register. The signal is a pulse of width 32 RRCLK periods.
GPIN[7:0]	19-12	1	GENERAL-PURPOSE INPUTS: These signals are General-Purpose inputs suitable for device control. They are Schmitt Trigger inputs. If unused, they must be tied to either VSS or VDD.
GPOUT[7:0]	10-4, 1	0	GENERAL-PURPOSE OUTPUTS: These signals are General-Purpose outputs suitable for device control.



2.3 Device Interface Pins (cont.)

SYMBOL	PIN	TYPE	DESCRIPTION
INT [1:0]	33-32	I	INTERRUPT 1-0: These signals are general-purpose edge- sensitive interrupts with programmable polarity. When dis- abled by writing a '0' to the appropriate Interrupt Enable Reg- ister bits, these inputs may be used in the same manner as the GPIN inputs. If unused, these pins must be tied to VDD or VSS.

2.4 Power, Ground and Miscellaneous Pins

SYMBOL	PIN	TYPE	DESCRIPTION
VDD	3,20, 40,61, 76,88	N/A	Power Supply (+5 VDC).
VSS	11,30, 50,67, 80,93,100	N/A	Ground Pins.
N/C	2,54,64-66 68,70,72 74,75,77-79	N/A	No Connection.
TSEN	73	i	TRISTATE ENABLE: Must be tied to VDD for proper functioning of the CL-SM330.
РО	71	0	PARAMETRIC TEST OUTPUT: Do not load.



3. REGISTER TABLES

3.1 Configuration Registers

Convention: xxH indicates a hexadecimal number.

ADDRESS	TYPE	DESCRIPTION/FUNCTION
10H	R/W	Configuration Register 1
11H	R/W	Configuration Register 2
12H	R/W	Configuration Register 3
13H	R/W	Sectors Per Track
14H	R/W	ID Target Sector
15H	R/W	ID Target Track LSB
16H	R/W	ID Target Track MSB
17H	R/W	ID Compare Sector
18H	R/W	ID Compare Track LSB
19H	R/W	ID Compare Track MSB
1AH	R/W	Sector Transfer Count
1BH	R	Sector Correction Count
1CH, 57H	R/W	Data Buffer Address Low
1DH, 58H	R/W	Data Buffer Address Middle
1EH, 59H	R/W	Data Buffer Address High (Bit 7 is read only)
1FH	R	Revision Number

April 1991 13



3.2 Interrupt Registers

ADDRESS	TYPE	DESCRIPTION/FUNCTION	
20H	R/W	Interrupt Enable Register	
21H	R/W	Media Error Interrupt Enable Register	_
22H	R/W	Interrupt Status Register (some bits are read only under certain conditions)	
23H	R/W	Media Error Interrupt Status Register	

3.3 Mark Detection Control Registers

ADDRESS	TYPE	DESCRIPTION/FUNCTION	
24H	R/W	Sector Mark Control	
25H	R/W	Resync Mark Control	
26H	R/W	ID Field/Data Sync Control	
27H	R	ID Error Status	

3.4 Window Control Registers

ADDRESS	TYPE	DESCRIPTION/FUNCTION
28H	R/W	Window Control Register
29H	R/W	TOF Window Control
2AH	R/W	Sector Mark/ALPC Length
2BH	R/W	LFLD Control/ALPC Delay (some bits are read only under certain conditions)
2CH	R/W	PLL Polarity/Lock Control
2DH	R/W	PLL Relock Control
2EH	R/W	LFLD Window Control



3.5 ECC Control Registers

ADDRESS	TYPE	DESCRIPTION/FUNCTION	
30H	R	Error Correction Status	
31H	R/W	Error Corrector RAM Address	
32H	R/W	Error Corrector RAM Data	

3.6 Miscellaneous Registers

ADDRESS	TYPE	DESCRIPTION/FUNCTION
34H	R/W	Vendor Unique Byte 1
35H	R/W	Vendor Unique Byte 2
36H	R/W	Vendor Unique Byte 3
37H	R/W	Vendor Unique Byte 4
38H	R	General-Purpose Input
39H	R/W	General-Purpose Output
2FH, 33H, 3AH-3DH		Reserved Reserved
3EH	W	Set Sector Mark Window (test purposes only)
3FH	R/W	Test Register (test purposes only)



3.7 Register and Bit Table

ADDRESS	TYPE	DESCRIPTION/FUNCTION
10H	R/W	Configuration Register 1 Bit 7: Chip Reset Bit 6: Operation Halt/Chip Busy Bit 5: Error Reset Bit 4: Start Error Corrector/Error Corrector Busy Bit 3: Suppress Correction Vectors Bits 2-0: Operation Mode
11H	R/W	Configuration Register 2 Bit 7: Reserved Bit 6: Enable Buffer Segmentation Bit 5: Enable Correction/Transfer of VU/PTR Bytes Bit 4: VU/PTR Source Mode Bit 3: 0.5/1% Speed Tolerance Select Bit 2: Reserved Bit 1: 90/130 mm Mode Select Bit 0: 512/1024-byte Sector Mode Select
12H	R/W	Configuration Register 3 Bit 7: Disable INT Output Driver Bit 6: Negative INT Polarity Bit 5: Enable ALPC Window on Read operations Bit 4: Enable DWG and DRG during ALPC Bit 3: Disable Error Correction Bit 2: Enable Erasure Pointer Generation Bit 1: Force RLLOUT High During DWG (Erase) Bit 0: Read Continuously
13H	R/W	Sectors Per Track Bit 7-6: INT1-0 Polarity Bit 5-0: Sectors Per Track
14H	R/W	ID Target Sector Bit 7-6: ID Field Identifier Bit 5-0: ID Target Sector
15H	R/W	ID Target Track LSB Bit 7-0: ID Target Track LSB
16H	R/W	ID Target Track MSB Bit 7-0: ID Target Track MSB

16	Anril 1001



17

3.7 Register and Bit Table (cont.)

ADDRESS	TYPE	DESCRIPTION/FUNCTION
17H	R/W	ID Compare Sector Bit 7-6: Reserved Bit 5-0: ID Compare Sector
18H	R/W	ID Compare Track LSB
19H	R/W	ID Compare Track MSB
1AH	R/W	Sector Transfer Count
1BH	R	Sector Correction Count
1CH, 57H	R/W	Data Buffer Address Low
1DH, 58H	R/W	Data Buffer Address Middle
1EH, 59H	R/W	Data Buffer Address High Bit 7: Data Transfer Active (read only) Bit 6: Reserved Bit 5-0: Data Buffer Address High
1FH	R	Revision Number
20H	R/W	Interrupt Enable Register Bit 7: Enable Media Error Interrupts Bit 6: Enable ECC Error Interrupts Bit 5: Enable General-Purpose Int 1 Bit 4: Enable General-Purpose Int 0 Bit 3: Enable DINT* Pass-Through Bit 2: Enable ID Compare Register Found Int Bit 1: Enable Sector Transfer Count=0 Int Bit 0: Enable Operation Complete Int
21H	R/W	Media Error Enable Register Bit 7: Enable R/W Attempted After PSM Int Bit 6: Enable Sector Mark Selected Outside Window Int Bit 5: Enable ID Error Int Bit 4: Enable Recovered Data Sync Error Int Bit 3: Enable Fatal Data Sync Error Int Bit 2: Enable Resync Mark Threshold Error Int Bit 1: Enable Operation Attempted After Flag Detected Int Bit 0: Enable Operation Complete



3.7 Register and Bit Table (cont.)

ADDRESS	TYPE	DESCRIPTION/FUNCTION
22H	R/W	Interrupt Status Register Bit 7: Media Error Pending Bit 6: ECC Error Pending Bit 5: General-Purpose Int 1 Asserted (read only if disabled) Bit 4: General-Purpose Int 0 Asserted (read only if disabled) Bit 3: DINT* Asserted Bit 2: ID Compare Register Found Bit 1: Sector Transfer Count=0 Bit 0: Operation Complete
23H	R/W	Media Error Status Register Bit 7: Pseudo Sector Mark Generated Bit 6: Sector Mark Detected Outside Window Bit 5: ID Error Bit 4: Recovered Data Sync Error Bit 3: Fatal Data Sync Error Bit 2: Resync Mark Error Threshold Exceeded Bit 1: Written Flag Field Detected Bit 0: Error Correction Complete/Blank Error Detected
24H	R/W	Sector Mark Control Bit 7-6: Sector Mark, ID Read Gate, ID AM, and Data Sync Window Position Bit 5-3: Sector Mark-Mark Threshold (0-5) Bit 2-0: Sector Mark-Space Threshold (0-4)
25H	R/W	Resync Mark Control Bit 7: Enable False Resync Protection Bit 6: False Resync Protection Mode Bit 5-4: Resync Mark Skip Count (0-3) Bit 3-0: Resync Mark Error Threshold (0-15)
26H	R/W	ID Field/Data Sync Control Bit 7: Enable Modified ID Read Gate Bit 6: Disable Track Autoincrement Bit 5-4: ID Voting Threshold (0-3) Bit 3-0: Data Sync Mark Threshold (0-12)
27H	R	ID Error Status Bit 7: ID Threshold Error Bit 6: ID Greater Than Target Bit 5-3: CRC Error Detected For ID 3-1 Bit 2-0: ID AM Not Detected For ID 3-1



19

3.7 Register and Bit Table (cont.)

ADDRESS	TYPE	DESCRIPTION/FUNCTION
28H	R/W	Window Control Register Bit 7: Disable Pre-Format Window Bit 6: Disable Sector Mark Window Bit 5: Disable ID AM Window Bit 4: Disable Data Sync Window Bit 3-2: Resync Mark Window Control Bit 1-0: ID Skip Control
29H	R/W	TOF Window Control Bit 7-4: TOF Window Delay Bit 3-0: TOF Window Length
2AH	R/W	Sector Mark/ALPC Length Bit 7: Enable Relaxed Sector Mark Detection Bit 6: Enable Sector Mark Asymmetry Compensation Bit 5: Shorten/Lengthen Sector Marks (if Bit 6 is set) Bit 4-0: ALPC Window Length
2BH	R/W	LFLD Control/ALPC Delay Bit 7: Loss-Of-Frequency-Lock Detected (read only) Bit 6: LFLD Polarity Select Bit 5: Internal/LFLD Input Select Bit 4-0: ALPC Window Delay
2CH	R/W	PLL Polarity/Lock Control Bit 7: PLLIS Polarity Select Bit 6: PLLMS Polarity Select Bit 5: PLLGS Polarity Select Bit 4: PLLMS Lock Delay Enable Bit 3-0: PLL Lock Delay Count
2DH	R/W	PLL Relock Control Bit 7-4: PLL Relock Time Count Bit 3-0: PLL Relock Delay Count
2EH	R/W	LFLD Window Control Bit 7-4: Internal Loss-of-Frequency-Lock Window Count Bit 3-0: Internal Loss-of-Frequency-Lock Tolerance Count



3.7 Register and Bit Table (cont.)

ADDRESS	TYPE	DESCRIPTION/FUNCTION
30H	R	Error Correction Status Bit 7: Uncorrectable Error Detected by ECC Bit 6: Uncorrectable Error Detected by CRC Bit 5: Error Exceeding Threshold Detected Bit 4: ECC Correction Time Overrun Occurred Bit 3: CL-SM330 Hardware Error Detected Bit 2: VREADY/VERROR Signal Error Bit 1: NRZ CRC Checksum Error Bit 0: Operational Overrun Error
31H	R/W	Error Corrector RAM Address
32H RAM Addr 00H	R/W	Error Corrector RAM Data Sector Correction Threshold Bit 7: Reserved Bit 6: Movimum France (Control Allege 4 (0.40 a. 0.00)
RAM Addr 01H		Bit 6-0: Maximum Errors/Sector Allowed (0-40 or 0-80) Interleave Correction Threshold Bit 7-4: Reserved Bit 3-0: Maximum Errors/Interleave Allowed (0-8)
RAM Addr 38H		Total Sector Error Status Bit 7: Reserved Bit 6-0: Maximum Errors/Sector Detected (0-40, or 0-80)
RAM Addr 39H		Interleave Error Status Bit 7-6: Bits will be set if an uncorrectable ECC error was detected. Bit 5-4: Reserved Bit 3-0: Maximum Errors/Interleave Detected (0-7)
34H	R/W	Vendor Unique Byte 1
35H	R/W	Vendor Unique Byte 2
36H	R/W	Vendor Unique Byte 3
37H	R/W	Vendor Unique Byte 4
38H	R	General-Purpose Input
39H	R/W	General-Purpose Output
2FH, 33H, 3AH-3DH		Reserved Reserved
3EH	W	Set Sector Mark Window



CL-SM330 Optical Disk ENDEC/ECC



3.7 Register and Bit Table (cont.)

ADDRESS	TYPE	DESCRIPTION/FUNCTION
3FH	R/W	Test Register Bit 7: Reserved Bit 6: Disable DWG Bit 5: Enable Short Sector Test Mode Bit 4: Enable ECC Diagnostic Mode Bit 3-0: Test Mode Bits 3-0

April 1991 21



4. FUNCTIONAL DESCRIPTION

The operation of the CL-SM330 is divided into several major functions:

- (2,7) RLL Encoding and Decoding
- · Mark Generation and Detection
- ECC Redundancy and Remainder Generation
- Error Correction

An overview of the interaction of these functions during Read Sector, Write Sector, Read ID, Search ID, and Blank Sector operations is given below, followed by more detailed description of individual functions.

4.1 Read Sector Operation

At initialization, the microcontroller programs the Writable Control Store of the CL-SM331 and configures the CL-SM330, including the medium size, medium type, and sector size to be employed. The physical track and sector address of the first sector to be read is written to the ID Target registers. The address in the data buffer, where the CL-SM331 will store the first byte of the first sector, is written to the Data Buffer Address registers. When the optical head has been positioned, the microcontroller initiates the Read Sector Operation by writing the Format Sequencer Start Address Register of the CL-SM331 and writing the number of sectors to be read to the Sector Transfer Count Register of the CL-SM330.

The CL-SM331 begins waiting for the CL-SM330 to assert the SMDET Signal. When the CL-SM330 detects a Sector Mark or generates a Pseudo Sector Mark, it asserts SMDET. If a Sector Mark was detected, the CL-SM330 also asserts TSM-DET. If a Pseudo Sector Mark was generated, the CL-SM330 also sets the Pseudo Sector Mark Generated Bit. The CL-SM331 begins waiting for assertion of IDF Output of the CL-SM330, within a programmable time-out window. The CL-SM330 asserts DRG and begins reading the ID fields, verifying their contents using the ID CRC check.

and comparing them to the ID Target registers. If the value in the ID Target registers is not matched, or if the ID Voting Threshold is not met, the CL-SM330 will not assert IDF and the CL-SM331 will time out and return to wait for the next assertion of SMDET. If the values in the ID Target registers are not matched within two disk revolutions, or if the values in the ID Target registers are matched. but the ID Voting Threshold is not met, or if the values in the ID Target registers are exceeded, the CL-SM330 will halt the Read Sector Operation, set the ID Error and Operation Complete bits, and optionally generate a microcontroller interrupt. Otherwise, it will wait for the Sector Mark of the next sector and repeat the ID Field validation process. If none of the ID fields of a sector are errorfree, the sector may be recovered by executing a Read ID Operation for a preceding sector to establish orientation, then setting the ID Voting Threshold to zero, and executing a single-sector Read Sector Operation for the desired sector.

If the value in the ID Target registers is matched and the ID Voting Threshold is met, the target sector has been located. If the Sector Mark was not detected, the CL-SM330 sets the Pseudo Sector Mark Generated Bit; if the Enable R/W Attempted After PSM Int Bit is set, the CL-SM330 halts the Read Sector Operation, sets the Operation Complete Bit, and generates a microcontroller interrupt. Otherwise, the CL-SM330 asserts IDF nominally two bytes after the last ID CRC Bit. The CL-SM331 then begins searching for a 'Valid Data Sync' Byte (hex '0D') on the NRZ line.

The CL-SM330 deasserts DRG and the CL-SM331 waits until the beginning of the Data Field VFO Area before it asserts SRG and begins searching for a 'Valid Data Sync' Byte (hex '0D') on the NRZ line. The CL-SM330 asserts DRG and attempts to detect the Data Sync Mark under its window. If the Data Sync Mark Threshold is met under the Data Sync Mark Window, the CL-SM330 transfers a 'Valid Data Sync' Byte (hex '0D') over the NRZ line to synchronize the NRZ data stream to the CL-SM331. The CL-SM330 then begins decoding the RLL-encoded data and

22



serially transferring the decoded NRZ data to the CL-SM331, that de-serializes the NRZ data stream and writes it to the data buffer.

If the Data Sync Mark Threshold is not met under the Data Sync Mark Window, the CL-SM330 attempts to synchronize using the first Resync Mark. It transfers a 'Valid Data Sync' Byte (hex '0D') over the NRZ line to synchronize the NRZ data stream to the CL-SM331, and transfers the appropriate number of dummy data bytes. If the CL-SM330 detects the first Resync Mark under a widened window, it sets the Recovered Data Sync Error Bit, synchronizes the NRZ data stream, continues the Read Sector Operation, and optionally generates a microcontroller interrupt at the end of the sector. If the CL-SM330 cannot detect the first Resync Mark, it aborts the Read Sector Operation, sets the Fatal Data Sync Error Bit, and optionally generates a microcontroller interrupt. The microcontroller may then use the Skip Data Sync Mark Mode in attempt to recover the sector.

When the data transfer begins, the CL-SM330 decrements the Sector Transfer Count. If the Sector Transfer Count is then zero, the CL-SM330 sets the Sector Transfer Count=0 Bit, and optionally generates a microcontroller interrupt. If the microcontroller writes a non-zero value to the Sector Transfer Count Register before the end of the ECC transfer, another Read Sector Operation will begin without loss of disk orientation while correction is completed for the previous Read Sector Operation.

Resync Marks occur every 15 or 20 bytes, depending on the selected sector size. Each time the appropriate number of user data or redundancy bytes have been transferred, the CL-SM330 attempts to find a Resync Mark under its window. If a Resync Mark is detected in the proper position, the CL-SM330 removes the Resync Mark from the data stream by pausing RRCLK, then continues to decode the RLL data and transfer NRZ data to the CL-SM331.

If a Resync Mark is detected in the wrong position, the CL-SM330 reestablishes bit and byte synchronization and continues to decode and transfer data to the CL-SM331 while assuring the correct number of data bits are transferred. If a Resync Mark is not detected, the CL-SM330 continues to decode and transfer data as if a Resync Mark had been detected in the correct position; optionally, the window for the next Resync Mark is made wider and when a valid Resync Mark is detected, the CL-SM330 automatically switches back to the selected initial Resync Mark Window size. If the number of 'used' and 'missing' Resync Marks exceeds the programmed Resync Error Threshold, the CL-SM330 continues the Read Sector Operation and sets the Resync Error Threshold Exceeded Bit and optionally generates a microcontroller interrupt at the end of the sector.

The CL-SM330 decodes the ECC remainder bytes to generate error correction vectors, that the CL-SM331 uses to correct the bytes in error. If the CRC or ECC redundancy bytes read from the medium differ from those calculated for the data bytes read from the medium, an error has been detected. When all redundancy bytes have been read, the CL-SM330 latches the Sector Transfer Count Register into the Sector Correction Count Register; if the Sector Transfer Count Register has decremented to zero, then zero will be loaded into the Sector Correction Count Register at the appropriate time, regardless of whether or not the microcontroller has already written a new transfer count. If an error has been detected, the CL-SM330 begins calculating the locations and patterns of errors while the header and data fields of the next sector, if any, are read. Unless inhibited by setting the Suppress Correction Vectors Bit, the addresses and patterns of errors in data are transferred serially via the VECTOR line to the CL-SM331, that is responsible for correcting the data in the data buffer. When the CL-SM331 is able to accept another error correction vector, it asserts the VREADY Signal. If the CL-SM331 is not able to correct the data byte due to a buffer RAM parity error or some other unforeseen circumstance, it asserts the VERROR Signal. The



CL-SM330 stores the CRC residue bytes internally and adjusts them as necessary to account for errors detected in the data and VU/PTR bytes.

After correction is complete, or no error is detected in a sector, the CL-SM330 sets the Error Correction Complete Bit, posts the error correction status and updates the Data Buffer Address registers. If the Enable Error Correction Complete Int Bit is set, a microcontroller interrupt is generated. If any of the status bits in the ECC Error Status Register has been set and the Enable ECC Error Int Bit is set, the CL-SM330 aborts the Read Sector Operation and generates a microcontroller interrupt. If the Sector Correction Count Register went to zero, the CL-SM330 sets the Operation Complete Bit, and if the Enable Operation Complete Int Bit is set, it generates a microcontroller interrupt. Otherwise, the CL-SM330 will begin to correct the next sector, if necessary, as soon as it has been read.

4.2 Write Sector Operation

The configuration, start, Sector Mark, and ID validation processes for a Write Sector Operation are performed in a manner similar to that for a Read Sector Operation.

After locating the target sector, the CL-SM330 asserts IDF at the end of the third ID Field and deasserts DRG. The CL-SM331 waits until the beginning of the Data Field VFO Area before it asserts SWG and transfers 11 bytes of all '1's data followed by one byte of all '0's data over the NRZ line, followed by the three bytes of the NRZ representation of the Data Sync Mark. The CL-SM330 asserts DWG and synthesizes and writes the 12-byte VFO pattern, then encodes and writes the Data Sync Mark. The CL-SM331 then fetches user data from the data buffer and serially transfers it over the NRZ line to the CL-SM330, that encodes and writes it, following the encoded Data Sync Mark.

When data transfer begins, the CL-SM330 decrements the Sector Transfer Count. If the Sector Transfer Count is zero, the CL-SM330 sets the Sector Transfer Count=0 Bit and optionally generates a microcontroller interrupt. If the microcontroller writes a non-zero value to the Sector Transfer Count Register before the end of the ECC transfer, another Write Sector Operation will begin without loss of disk orientation.

Resync Marks occur every 15 or 20 bytes, depending on the selected sector size. Each time the appropriate number of data bytes has been written, the CL-SM330 pauses RRCLK for eight periods, writes the Resync Mark pattern, and continues to transfer, encode, and write the NRZ data from the CL-SM331.

As the CL-SM330 encodes and writes user data and Vendor Unique/Pointer (VU/PTR) bytes, it generates the CRC and ECC redundancy bytes. The CL-SM330 will encode the CRC and ECC redundancy bytes and write them to the disk following the user data and VU/PTR bytes. One or more bytes of padding, as determined by the programming of the Writable Control Store of the CL-SM331, are written after the last ECC Byte. The first byte of padding is written using the Resync Mark Pattern.

4.3 Read ID Operation

The Read ID Operation is provided to allow the microcontroller to determine the current position of the optical head. The microcontroller first selects the Read ID Mode, then writes any non-zero value to the Sector Transfer Count Register. The CL-SM330 reads the next error-free ID Field and stores it in the ID Target registers, sets the Operation Complete Bit, and optionally generates a microcontroller interrupt. If no error-free ID is read within two disk revolutions, the CL-SM330 will abort the Read ID Operation, set the ID Error Bit, and optionally generate a microcontroller interrupt.



4.4 Search ID Operation

The Search ID Operation is provided to allow the microcontroller to automatically determine when the optical head is at a specified position; typically, the microcontroller will then execute a 'jumpback' sequence for the optical drive. If desired, the microcontroller first determines the current position of the optical head and positions it ahead of the sector for that the CL-SM330 is to search. The microcontroller then writes the ID Track and sector values of the sector for that the CL-SM330 is to search to the ID Compare registers and writes any non-zero value to the Sector Transfer Count Register. The CL-SM330 reads the next error-free ID Field into the ID Target registers. As each succeeding sector mark is encountered, the CL-SM330 increments the ID Target registers until the ID Target registers match or exceed the ID Compare registers. The CL-SM330 then asserts CMPF and sets the ID Compare Register Found Bit and optionally generates a microcontroller interrupt. If Enable ID Error is set and no error-free ID is read within two disk revolutions, the CL-SM330 will abort the Search ID Operation, set the ID Error and Operation Complete bits, and optionally generate a microcontroller interrupt. If Enable ID Error is not set, the ID Search Operation will not terminate due to not finding an ID within two revolutions. ID Search is never terminated due to not meeting the ID voting threshold or because of the ID being greater than the target.

After a 'jump-back' operation has been initiated, the CL-SM330 will continue the search/compare operation until the microcontroller halts the CL-SM330 by writing a '1' to the Operation Halt Bit (Register 10H, Bit 6), or an ID Error causes abnormal termination. After asserting CMPF, the CL-SM330 waits eight sector times before attempting to read an ID. It is advised that the drive complete its 'jump-back' within that eight sector time to avoid false ID detection.

4.5 Blank Sector Operations

The configuration, start, and Sector Mark and ID validation processes for a (Non) Blank Verify Operation are performed in the same manner as for a Read Sector Operation. Because no data is transferred to the buffer, the CL-SM331 is not involved in (Non) Blank Verify operations. The (Non) Blank Verify and Flag Detection features of the CL-SM330 are intended for use in WORM type application; the RAWIN Signal must be valid in the absence of DRG for these functions to work.

After locating the target sector, the CL-SM330 asserts IDF at the end of the third ID Field and deasserts DRG. Blank sectors are detected by counting transitions on the RAWIN Signal line in the Data Field Area and comparing this count to a threshold. If the threshold is not exceeded, the sector is considered to be blank. If the threshold is exceeded, the sector is considered to be non-blank. If a non-blank sector is detected during a Blank Verify Operation or if a blank sector is detected during a Non-Blank Verify Operation, the CL-SM330 will abort the operation, set the Blank Sector Error Bit, and optionally generate a microcontroller interrupt.

The transition counter is designed to support both Pulse-Position and Pulse-Width modulation. If RAWIN is asserted for less than two REF2F clock periods, the counter will be incremented once for each pulse. If RAWIN is asserted for greater than 2 1/2 REF2F periods, the counter will be incremented twice for each pulse. The window used to count for transitions on the RAWIN Signal line are the first 64 NRZ bytes of the sector data field. A count of less than 63 transitions indicates a blank sector. A count of 63 transitions or more indicates a non-blank sector.



4.6 RLL Encode/Decode Circuits

The (2,7) RLL encoder circuitry encodes the NRZ Data Bit stream into a run-length-limited code bit stream, in that each pair of '1's is separated by at least two '0's and by, at most, seven '0's.

The (2,7) RLL decoder is designed for minimum error propagation and to produce the most probable output data value when an invalid decode or run-length violation is detected. An optional mode is available in that run-length violations and invalid decodes, 'used' Resync Marks, and Loss-Of-Frequency-Lock are combined to generate erasure pointers for use by extended error-correction algorithms resident in the microcontroller firmware. The run-length violation detection taps are positioned for best erasure pointer accuracy.

4.7 Mark Detection

4.7.1 Sector Mark Detection

A Sector Mark is located at the beginning of each sector. The CL-SM330 and CL-SM331 use the Sector Mark to synchronize with the ID fields and Data fields on the medium.

The ANSI/ISO standards define a Sector Mark composed of long marks and spaces that are readily distinguishable in the RLL-encoded Bit stream. Furthermore, the Sector Mark is designed to be detectable without recourse to phase-locked circuitry. The CL-SM330 uses the reference clock to detect the Sector Mark in the RLL-encoded Bit stream.

The CL-SM330 Sector Mark Detection circuitry employs majority voting on the long marks and spaces with separate voting thresholds. When the number of long marks detected equals or exceeds the Sector Mark-Mark Threshold and the number of spaces detected equals or exceeds the Sector Mark-Space Threshold, the CL-SM330 asserts SMDET, an output to the CL-SM331. The Sector Mark Detection circuitry is designed to achieve a

significant degree of tolerance to media defects and read-channel asymmetries. Both the long marks and spaces of the Sector Mark should be decoded; otherwise, overwritten sectors might trigger Sector Mark Detection.

The microcontroller can set the Sector Mark-Mark Detection Threshold to any value between zero and five inclusive, and the Sector Mark-Space Detection Threshold to any value between zero and four inclusive. Threshold values of three may provide adequate performance under normal conditions. Note that lower thresholds can increase the probability of false Sector Mark Detection. Error recovery algorithms should use the highest threshold that will permit the Sector Mark to be reliably detected. Optionally, relaxed Sector Mark Detection circuitry and/or a Dual-Mode Sector Mark asymmetry compensation circuit can be enabled.

To minimize the possibility of false detection, Sector Marks are detected under a window. The initial width of the Sector Mark Window is controlled by the selected maximum speed tolerance (0.5 or 1.0%). After a Sector Mark Reset, Sector Mark Windowing begins after the second detection of an un-windowed Sector Mark. Sector Mark Windowing can also be completely disabled by the microcontroller, that may be useful in sector size determination

When a Sector Mark is not detected, a Pseudo Sector Mark is generated when the CL-SM330 expected to see the Sector Mark. Writing the Sector Mark Control Register causes the CL-SM330 to block the generation of Pseudo Sector Marks and inhibit Sector Mark windowing until after a Sector Mark is detected. The CL-SM330 can be programmed to abort Read Sector and Write Sector operations if the Sector Mark of a sector is not detected. This option supports the ANSI/ISO recommendation that a sector is not to be used if its Sector Mark is defective.



4.7.2 ID Address Mark Detection

The detection of ID Address Marks establishes bit and byte synchronization for ID fields. ID Address Marks contain a (2,7) RLL code run-length violation, so they are detected in the RLL channel bit stream. Detection of ID Address Marks is windowed to minimize the probability of false detection.

It is possible for defects in the VFO Area to drive the PLL to a state from that it cannot recover in time to read subsequent ID fields. To aid in recovering from this situation, the CL-SM330 can be programmed to skip the first or first and second ID fields and attempt to acquire frequency and phase lock over the second or third VFO Area, or to skip all three ID fields. The CL-SM330 can be programmed to deassert DRG for one byte time after the last CRC Byte of the first and second ID fields.

4.7.3 Data Sync Mark Detection

The detection of the Data Sync Mark establishes initial bit and byte synchronization for the Data Field. The Data Sync Mark is detected in the RLL channel bit stream; this prevents error propagation by the (2,7) RLL decoder and allows maximum error tolerance. Detection of the Data Sync Mark is windowed to minimize the probability of false detection.

The CL-SM330 detects the Data Sync Mark by dividing the RLL channel bit into 12 four-bit groups and comparing them to the Data Sync Mark pattern. The Data Sync Mark is considered detected when the number of matching groups meets or exceeds the programmed threshold, that can range from 0-12. The recommended majority vote threshold for normal operation is nine; other values may be useful for retry. When the Data Sync Mark Threshold is met under the Data Sync Mark Window, the CL-SM330 sends a synthesized 'Valid Data Sync' Byte (hex '0D') over the NRZ line to the CL-SM331.

When the Data Sync Mark cannot be detected, one of two recovery modes may be used. In the first mode, the CL-SM330 will try to recover 'on-the-fly' by transferring the 'Valid Data Sync' Byte (hex '0D') and a number of dummy data bytes equal to the Resync Mark spacing. Synchronization is attempted on the first Resync Mark. The second mode is used on a separate revolution. The Data Sync Mark and up to three Resync Marks are ignored. After the 'Valid Data Sync' Byte (hex '0D') and the appropriate number of dummy data bytes have been transferred, synchronization is attempted on the next Resync Mark.

4.7.4 Resync Mark Detection

The detection of the Resync Mark is used to re-establish bit and byte synchronization in the Data Field following a loss of synchronization. The Resync Mark is detected in the RLL channel bit stream. Detection of the resync sync mark is windowed to minimize the probability of false detection. The number of data bytes between Resync Marks is established by the standard format selected.

The design of the resync detection circuit can accommodate a significant number of slipped cycles (plus or minus) and still successfully resynchronize. The initial Resync Mark Detection window can be selected as small or large. The Resync Mark can be programmed to be either fixed or progressive (i.e., when a Resync Mark is not detected, the Resync Mark Detection window is progressively enlarged, up to a maximum value, until a subsequent Resync Mark is detected).

The Resync Mark Error count is the number of times within a sector that a Resync Mark is not detected within its window, or is detected within its window and must be used to re-establish synchronization (i.e., the number of PLL data clocks that have been counted since the previous Resync Mark does not equal the resync spacing). The Resync Error Threshold is useful for write verification



and provides part of the sync framing error protection.

4.8 Mark Generation

4.8.1 Data Sync Mark Generation

The Data Sync Mark is generated in the CL-SM331 and encoded by the CL-SM330. The Data Sync Mark pattern is represented in the encoded bit stream by the hex pattern '4 2 4 2 2 2 4 4 8 2 4 8', that is encoded from the hex pattern '89 EA CB' (supplied by the CL-SM331) in the NRZ data stream. Note that the pattern of the Data Sync Mark merges with the preceding VFO3 field without causing run-length violation, and that it ends with a codeword ending.

4.8.2 Resync Mark Generation

The Resync Mark is generated by the CL-SM330 every 15 or 20 bytes, depending on the selected sector size. It is represented in the encoded bit stream by the hex pattern '2 0 2 4'. The Resync Mark pattern is encoded using the rules of the (2,7) RLL code by encoding the hex pattern '72' and suppressing the eighth bit in the resulting code bit stream. Note that the pattern of the Resync Mark does not change based on the preceding data, it merges with any preceding data pattern without causing run-length violation or incorrect decoding, and it ends with a codeword ending.

4.9 Timing Strategy and Window Generation

All windowing is generated from the reference clock and is as tight as the specified timing accuracy and known orientation permits.

4.9.1 Timing Strategy

- Reference initial timing for a sector to the last detected Sector Mark.
- Refine timing if the Sector Mark for the current sector is detected.

- Refine timing each time an error-free ID Field is detected.
- Data Sync Mark Detection refines timing for the first Resync Mark Window, but does not influence timing for the next sector except under exceptional conditions.
- Resync Mark Detection refines timing for the following Resync Mark Window, but does not influence timing for the next sector.
- The most timing uncertainty exists for detecting the Data Sync Mark when the Sector Mark is not detected and all three ID fields are defective. In this case, timing is referenced to the expected position of the Sector Mark of the sector, and the Data Sync Mark Detection window is widened enough to account for the timing error accumulated over a full sector time plus header time, resulting from spindle speed variation, eccentricity, and mechanism oscillation. If in these circumstances the Data Sync Mark is also not detected or is being skipped, then a wider detection window is used for detection of the Resync Mark being used for initial bit and byte synchronization.

4.9.2 Sector Mark Windowing

The length of the Sector Mark Window is determined by the medium size, sector size, and speed tolerance selected. If a Sector Mark is not detected in its window, a Pseudo Sector Mark is generated. The Sector Mark Detection window is progressively widened, but not shifted from the expected position, until a Sector Mark is detected or an ID with good CRC is read or until two consecutive Pseudo Sector Marks have been generated. At that time, a valid Data Sync Mark will be allowed to modify the window timing.

Writing the Sector Mark Control Register will disable Sector Mark Windowing and Pseudo Sector Mark generation until after a true Sector Mark is detected. This is useful following power-up, drive selection, seeking, or other break in orientation. The microcontroller can disable the Sector Mark Window by writing a '1' to the Disable Sector Mark

Optical Disk ENDEC/ECC



Window Bit, in that case the Sector Mark Detection circuitry is continuously active, this may be useful during Search ID operations.

4.9.3 ID AM Windowing

The ID AM Windows are normally as tight as possible. When a Pseudo Sector Mark is generated, the ID Address Mark Window is widened to account for the timing uncertainty accumulated since the last detection of a Sector Mark. The microcontroller can disable the ID AM Windows by writing a '1' to the Disable ID AM Window Bit, in that case the ID AM Detection circuitry is continuously active in the Pre-Formatted Area. This is not intended for normal use.

4.9.4 Data Sync Windowing

The initial timing for the Data Sync Mark Detection window is established by detection of the Sector Mark and refined by detection of each error-free ID. Data Sync Mark Window timing is tightly controlled so that a lower detection threshold can be used for retry without incurring excessive risk of false Data Sync Mark Detection. The microcontroller can disable the Data Sync Window by writing a '1' to the Disable Data Sync Window Bit, in that case the Data Sync Mark Detection circuitry is continuously active in the Data Area until a Data Sync Mark is detected. This is not intended for normal use.

4.9.5 Resync Mark Windowing

The timing for the Resync Mark Detection window is initially established by detection of the Data Sync Mark, and is refined by detection of each successive Resync Mark. Resync Mark Windows must be tightly controlled to prevent false Resync Mark Detection.

If progressive Resync Mark Windows are enabled, Resync Mark Window width is increased each time a Resync Mark is not detected, up to a maximum value. When a subsequent Resync Mark is detected, the Resync Mark Window width

is reset to the selected minimum value. If the Skip Data Sync Mark Mode is selected, Resync Mark Window Width is increased for initial Resync Mark Detection.

4.9.6 Pre-Format Window

The PREFMT Signal is asserted during the Pre-Format Window, that begins shortly before the predicted position of the Sector Mark as determined by counting reference clocks from the point of detection of the preceding Sector Mark. The Pre-Format Window ends at the Offset Detection Flag, 47 bytes after the Sector Mark. When the Sector Mark Control Register is written, PREFMT is held asserted until a Sector Mark is detected.

4.9.7 TOF Window

The TOF Window begins at a programmable delay from a point 12 bits before the Offset Detection Flag, that is 47 bytes after the Sector Mark. The length of the TOF window is programmable. The TOFWIN Signal is not asserted unless a Sector Mark is detected, or either ID1 or ID2 is error free.

4.9.8 ALPC Window

The ALPC Window begins at a programmable delay before the start of the Data Field VFO (VFO3). The length and position of the ALPC window is programmable. The ALPCWIN is not asserted unless a Sector Mark is detected or at least one error-free ID is read, and the sector is to be written or the Enable ALPC on reads bit is set. Read or Write Gate may optionally be asserted during the ALPC window.

4.10 Data Synchronization Functions

The CL-SM330 incorporates circuitry for controlling the optical disk drive PLL and for detecting and recovering from defects that drive the PLL Out-Of-Frequency-Lock. The CL-SM330 uses the following five signals to control the data synchronization circuitry in the optical disk drive:



 DRG
 - Device Read Gate
 PLLIS
 - Phase Locked Loop Input Select


 PLLMS
 - Phase Locked Loop Mode Select
 PLLGS
 - Phase Locked Loop Gain Select

LFLD - Loss-of-Frequency-Lock Detect

The two data synchronization operations controlled by the CL-SM330 are initial PLL synchronization and Loss-Of-Frequency-Lock recovery.

When entering a VFO field to acquire initial Frequency and Phase Lock, DRG and PLLIS are asserted to achieve initial frequency lock over the VFO Area using Data Input, Phase-Frequency Detection, and high gain. After a programmable Lock Delay, PLLGS and PLLMS are asserted to achieve Phase Lock using Data Input, Phase-Only Detection, and low gain. Optionally, PLLMS may be programmed to follow DRG during initial PLL synchronization.

If the CL-SM330 detects a PLL Out-Of-Frequency-Lock condition while reading a Data Field, it can be programmed to manipulate the PLL Control signals to rapidly reacquire frequency and Phase Lock. While holding DRG asserted, PLLIS, PLLMS, and PLLGS are all deasserted to reacquire frequency lock using reference clock input, Phase-Frequency Detection, and high gain. After a programmable Relock Time, PLLIS and PLLMS are asserted to achieve Phase Lock using Data Input, Phase-Only Detection, and high gain. After a programmable Relock Delay, PLLGS is reasserted to return to normal PLL Operation.



NOTE 1:

If the Internal/LFLD Input Select Bit in the Loss-of-Frequency-Lock Control Register is set, the external LFLD Signal is used. If this bit is reset, the internal Loss-Of-Frequency-Lock detection circuitry is used.

Initial PLL Synchronization
A = LOCK DELAY

Loss-Of-Frequency-Lock Recovery

B = RELOCK TIME

C = RELOCK DELAY

B + C = LOCK RECOVERY TIME



4.10.1 Operation Of DRG

The CL-SM330 asserts DRG (Device Read Gate) in two major media areas: the Pre-Format Area and the Data Area. DRG is sourced both internally, depending on the configuration of the CL-SM330, and externally by assertion of SRG from the CL-SM331. These two sources are OR'ed together to form the DRG Signal to the drive.

Generally, the CL-SM331 controls DRG via SRG in the Data field, while the CL-SM330 controls DRG during Pre-Format and ALPC Window.

During Pre-Format, DRG is asserted at the beginning of the VFO field for the first ID to be read. It is normally deasserted after the end of the post amble byte following the last ID field. If Enable Modified ID Read Gate is set (Register 26H, Bit 7), DRG will pulse low for one NRZ Byte time at the beginning of the VFO fields following ID1 and ID2.

If any ID is skipped, DRG will not be asserted during these fields. If all ID fields are skipped, DRG is not asserted during the Pre-Format Area.

If Enable, DRG and DWG during ALPC window is set (Register 12H, Bit 4), and Enable ALPC on reads (Register 12H, Bit 5), then DRG will be asserted during the ALPC window. If the ALPC window length and delay are configured such that the window does not extend until the CL-SM331 asserts SRG, then DRG will be deasserted before being reasserted due to SRG.

The timing of DRG during the Data Field is completely determined by the Writable Control Store of the CL-SM331.

4.10.2 Operation Of PLLIS

PLLIS (Phase Locked Loop Input Select) tells the PLL whether to attempt to synchronize with the reference clock or with the RLL-encoded data stream. After acquiring initial Frequency and Phase Lock while the drive is reading, the PLL must lock to the RLL-encoded data stream unless

the CL-SM330 is attempting to recover from a Loss-Of-Frequency-Lock condition. While the drive is writing or idling, the PLL must lock to the reference clock so that the VFO will be very close to the correct frequency when the next read operation begins.

The action of PLLIS is identical to that of DRG except while the CL-SM330 is attempting to recover from a Loss-Of-Frequency-Lock condition.

4.10.3 Operation of PLLMS

PLLMS (Phase Locked Loop Mode Select) tells the PLL whether to operate in Phase-Frequency Mode or Phase-Only Mode. While the PLL is attempting to synchronize with the reference clock, the phase detector operates in Phase-Frequency Mode to eliminate the possibility of subharmonic false lock. While the PLL is attempting to synchronize with the RLL-encoded data coming from the drive, the phase detector operates in Phase-Only Mode, because random data has no fundamental frequency.

While the PLL is in the process of locking to a VFO sync field, the phase detector can operate in either Phase-Frequency Mode or Phase-Only Mode. The microcontroller can program PLLMS to remain in Phase-Frequency Mode for a programmable period following the leading edge of DRG by writing a '1' to the PLLMS Lock Delay Enable Bit and a non-zero value to the PLL Lock Delay Count in the PLL Polarity Select/PLL Lock Delay Register. The value in the register represents the delay time in units of NRZ nibbles. This delay function is disabled by writing a '0' to either or both of the PLLMS Lock Delay Enable Bit and the PLL Lock Delay Count.

4.10.4 Operation of PLLGS

PLLGS (Phase Locked Loop Gains Select) tells the PLL whether to operate high or low gain. In a typical application, this alters the amount of current delivered by the phase detector charge pumps. Low gain is used to 'flywheel' through ran-

April 1991 31



dom data. High Gain is used when the PLL is locked to the reference clock.

While the PLL is in the process of locking to a VFO sync field, the phase detector typically operates in High Gain Mode. The microcontroller can program PLLGS to remain in high gain for a programmable period following the leading edge of DRG by writing a non-zero value to the PLL Lock Delay Count in the PLL Polarity Select/PLL Lock Delay Register. This value represents the delay time in units of NRZ nibbles. This function is disabled by writing a '0' to the PLL Lock Delay Count.

4.10.5 Loss-Of-Frequency-Lock Recovery

Very long defects can disrupt the operation of the synchronization circuitry. If the CL-SM330 determines that the VFO has lost frequency synchronization with the RLL-encoded data stream, it can initiate a Loss-Of-Frequency-Lock Recovery Operation. The microcontroller enables this function by writing a non-zero value to the PLL Relock Time Count in the Relock Control Register. This value represents the length of the resynchronization period in units of 2F clock cycles. The Loss-Of-Frequency-Lock recovery function is disabled by writing a '0' to the PLL Relock Time Count.

To recover from a Loss-Of-Frequency-Lock condition, the CL-SM330 uses the PLLIS Signal to switch the input of the phase detector to the reference clock. At the same time, it uses the PLLMS Signal to place the phase detector in Phase-Frequency Mode (to recover from subharmonic false lock, if necessary), and it uses the PLLGS Signal to place the phase detector in High Gain Mode. After a period of time determined by the PLL Relock Time Count in the Relock Control Register, the CL-SM330 will switch the input of the phase detector back to the RLL-encoded data stream and simultaneously switch the phase detector into Phase-Only Mode. The CL-SM330 will leave the phase detector in high gain for a period of time determined by the PLL Relock Delay Count in the Relock Control Register. This value represents the delay time in units of 2F clock cycles. Relock

delay is disabled by writing a '0' to the PLL Relock Delay Count.

4.10.6 Internal Loss-of-Frequency-Lock Detection

When internal Loss-Of-Frequency-Lock detection is enabled by writing a '0' to the Internal/LFLD Input Select Bit in the LFLD Control/ALPC Window Length Register, the CL-SM330 detects the Loss-Of-Frequency-Lock condition by comparing the number of PLL clocks that occur within a programmable period to the number of 2F clocks that occur within that period. The length of the comparison period, in increments of 16 2F clock periods, is determined by the value written to the Internal Loss-Of-Frequency-Lock Window Count field in the Internal Loss-Of-Frequency-Lock Control Register.

If the absolute difference between the number of 2F clocks that comprise the comparison period and the number of RLL clocks that occur within the comparison period exceeds the value written to the Internal Loss-of-Frequency-Lock Tolerance Count in the Internal Loss-Of-Frequency-Lock Control Register, the CL-SM330 will initiate a Loss-Of-Frequency-Lock Recovery Operation, provided that the PLL Relock Time Count in the Relock Time Register is non-zero.

4.10.7 External Loss-of-Frequency-Lock Detection

The drives that provide external Loss-Of-Frequency-Lock circuitry can use the CL-SM330 Loss-Of-Frequency-Lock recovery operation by writing a '1' to the Internal/LFLD Input Select Bit of the Loss-Of-Frequency-Lock Control Register. When this bit is set, the Loss-Of-Frequency-Lock Recovery Operation is initiated by an active signal on LFLD (Pin 85), provided that the PLL Relock Time Count in the Relock Time Register is non-zero. For proper operation, the LFLD Signal must remain asserted for at least two 2F clock periods. If LFLD remains asserted after the Loss-Of-Fre-



quency-Lock Recovery Sequence is completed, another such sequence will begin.

4.11 ID Functions

4.11.1 ID CRC Functions

The ID CRC uses the standard CRC-CCITT polynomial.

$$x^{16} + x^{12} + x^5 + 1$$

and shift-register seed of all ones. ID CRC redundancy is not inverted on the medium. The ID Address Mark is not included in the ID CRC redundancy calculation. ID CRC error is detected by any mis-comparison between the redundancy read from the medium and the redundancy calculated for the track and sector bytes read from the medium.

4.11.2 ID Voting Functions

The track and sector bytes of each ID Field that passes the ID CRC check must satisfy byte-for-byte comparison with the target ID (after adjusting for the ID number field in the sector byte). If the number of valid and matching ID fields satisfies the programmed ID Voting Threshold, IDF is asserted at the end of the third ID Field. If the ID Voting Threshold is not satisfied, error information is posted to the ID Error Status Register, and optionally an interrupt is generated to the microcontroller. To aid in recovery from defects in the VFO Area, retry modes are available in that the first ID or both the first and second ID fields are skipped and recovery of the remaining ID(s) is attempted, or all three ID fields may be skipped.

The CL-SM330 automatically increments the target sector number, rolling over to zero when the sector number exceeds the programmed number of sectors per track, at the end of each sector during an operation and also increments the target track number when the sector number rolls over to zero. The latter feature can be disabled if a non-

standard, concentrically formatted medium is to be used.

To simplify the task of seek verification, the Read ID operating mode of the CL-SM330 can be used to read an error-free ID Field of a sector without the supervision or intervention of the CL-SM331.

4.12 Flag Field Functions

4.12.1 Flag Field Detection

For WORM media, the Flag Field can be used to prevent overwriting of already-written sectors during normal Read, Write and Blarik Sector operations. The CL-SM330 counts transitions on the RAWIN Signal under a nominal five-byte long Flag Field Detection window. When the number of transitions exceeds a threshold of 12 transitions, the Written Flag Field Detected Bit is set. If this occurs during a Write Sector Operation for that the Enable Write Attempted After Flag Detected Int Bit is set, DWG is held deasserted, the operation is aborted, and a microcontroller interrupt is generated.

The transition counter is designed to support both Pulse-Position and Pulse-Width modulation. If RAWIN is asserted for less than two REF2F clock periods, the counter will be incremented once for each pulse. If RAWIN is asserted for greater than 2 1/2 REF2F periods, the counter will be incremented twice for each pulse.

4.12.2 Flag Field Generation

For WORM media, the CL-SM330 can be programmed to write the Flag Field without requiring the supervision or intervention of the CL-SM331. When Flag Field generation is enabled by selecting Operation Mode 100 or 101, after the header of the target sector is read and meets the ID Voting Threshold, the CL-SM330 asserts DWG and writes the five-byte Flag Field pattern in the Flag Field Area, transparent to the CL-SM331. The following Data Field is read or written in a normal fashion.

April 1991 33



The timing for the Flag Field is referenced to the last error-free ID of the current sector. The generation of a Pseudo Sector Mark does not interfere with timing for the Flag Field if the ID Voting Threshold is met

4.13 Write Prerequisites

To achieve high data integrity, the following conditions can be required before DWG is asserted:

- Sector Mark Detection Thresholds met
- · ID Voting Threshold met
- Flag Field not written (intended for WORM applications only)

4.14 Erase Considerations

Erase operations are treated by the CL-SM331 and CL-SM330 in largely the same manner as write operations. The CL-SM331 should be programmed to assert SWG earlier and to deassert SWG later than during Write Sector operations in order to assure full medium erasure while accounting for spindle speed variation tolerance.

4.15 ECC Hardware Correction Functions

The ECC Hardware Correction function performs high-speed correction of errors and relieves the microcontroller of this task. Use of the ECC Hardware Correction function does not affect the correction or detection capabilities of the ANSI/ISO error-correcting and CRC codes in any way.

The ECC Hardware Correction circuitry is designed to complete the correction of any sector with up to four errors in each interleave before the last data byte of the next sector is read. If a sector has more than four errors in one or more interleaves, a Corrector Overrun may occur.

When the ECC Hardware Correction function is enabled, the CL-SM330 corrects each sector one interleave at a time. After the location and pattern of each byte in error is computed, an error-correc-

tion vector is transferred via a serial link to the CL-SM331, that corrects the data in the buffer. Each error-correction vector is protected by an eight-bit checksum.

4.16 Error Vector Transfer Protocol

Error correction information is sent to the CL-SM331 on the VECTOR Signal in a 42-bit packet using the following format. All information is sent MSB first

SYNC	ADDRESS	PATTERN	CHECKSUM
1101	A21 A0	D7 D0	C7 C0
4 Bits	22 Bits	8 Bits	8 Bits

SYNC PATTERN: The first four bits in the error vector packet consist of a fixed sync pattern (hex 'D').

ERROR ADDRESS: The error address comprises 22 bits defining the absolute address in the data buffer of the byte to be corrected.

ERROR PATTERN: The error pattern is the eight-bit value to be EXCLUSIVE-ORed to the byte at the error address.

CHECKSUM: The checksum is calculated over the sync pattern, error address, and error pattern using the eight-bit polynomial:

$$x^8 + x^7 + x^2 + 1$$

The checksum-generating shift register is initialized to all '1's.

The CL-SM331 deasserts VREADY when it has received and detected the sync pattern and reasserts it when the byte in the data buffer has been corrected. If VREADY remains asserted after the sync pattern has been transmitted, the CL-SM330 detects that a vector transmission synchronization error has occurred: the CL-SM331 did not receive or detect the sync pattern. The CL-SM330 will halt the Read Sector Operation and set the VREADY/VERROR Error Bit.

If the CL-SM331 detects a transfer protocol error after receiving the sync pattern (e.g., a checksum

34



error), or it cannot correct the byte in error due to hardware failure (e.g., a buffer parity error), it will assert VERROR and not reassert VREADY. The CL-SM330 will halt the Read Sector Operation and set the VREADY/VERROR Error Bit.

4.17 NRZ CRC Checksum Protocol

All information transferred over the NRZ line is protected by an eight-bit CRC checksum.

During Read Sector operations, CRC checksum generation begins with and includes the 'Valid Data Sync' Byte (hex '0D'). The CL-SM330 transfers all user data bytes, VU/PTR bytes, and ECC/ CRC redundancy bytes read from the device over the NRZ line and includes them in its NRZ CRC checksum calculation. The CL-SM331 must be programmed to calculate its NRZ checksum over the same bytes and compare it to that sent by the CL-SM330 at the end of the sector, but the CL-SM331 can be programmed to store in the data buffer the user data bytes only, the user data bytes plus VU/PTR bytes, or the user data bytes plus VU/PTR bytes plus CRC/ECC redundancy bytes, as desired. The CL-SM331 can be programmed to generate a microcontroller interrupt if the NRZ CRC checksum that it calculates differs from that it receives from the CL-SM330.

During Write Sector operations, CRC checksum generation begins with and includes the threebyte NRZ representation of the Data Sync Mark. The CL-SM331 transfers and includes in its NRZ CRC checksum calculation the 512 or 1024 user data bytes plus either the actual VU/PTR bytes and CRC/ECC redundancy bytes (for a write-long operation) or an equal number of dummy bytes (for a normal write operation) or a combination of both (for a write operation in which the VU/PTR bytes are transferred from the data buffer). The CL-SM330 calculates its NRZ CRC checksum over all bytes transferred, whether or not they are dummy bytes, and compares it to that sent by the CL-SM331 at the end of the sector. The CL-SM330 can be programmed to generate a microcontroller interrupt if the NRZ CRC checksum that it calculates differs from that it receives from the CL-SM331.

The NRZ CRC checksum is calculated using the same eight-bit polynomial as for the error-correction vector checksum:

$$x^8 + x^7 + x^2 + 1$$

The checksum-generating shift register is initialized to all '1's.

4.18 Erasure Pointers

When information about the likely locations of errors, called erasure pointers, is available, the correction power of the error-correcting code is increased. In many cases, a sector that contains errors that exceed the guaranteed correction power of the error-correcting code may be recoverable if erasure pointers are available.

The CL-SM330 can be programmed to provide erasure pointers derived from run-length violations and invalid decodes, from use of Resync Marks for resynchronization, and from detection of Loss-Of-Frequency-Lock. The erasure pointers are transferred to the data buffer instead of the data bytes and CRC and ECC redundancy bytes.

NOTE:

Erasure pointers are NOT used by the Error Correction Hardware function in the CL-SM330. An extended error-correction algorithm resident in the microcontroller firmware is required if erasure pointers are to be used.



5. INITIALIZATION CONDITIONS

5.1 Reset Conditions

5.1.1 Hardware Reset

A Hardware Reset is caused by assertion of RST*. Hardware Reset causes the Software Reset Bit (Register 10H, Bit 7) to be set. In addition to the actions of the Software Reset, the Hardware Reset causes the following:

- The PLLIS, PLLMS, and PLLGS polarity are forced to positive-true.
- PLLIS, PLLMS, and PLLGS are forced to zero.
- RRCLK is stopped.
- The INT polarity is forced to negative-true, the output configuration for INT is forced to Open Drain and the INT Signal is deasserted.
- Register 10H Bits 7-5, Register 12H Bits 7-6, and Register 2CH 7-5 are all forced to one.

5.1.2 Software Reset

A Software Reset is initiated by setting Register 10, Bit 7 to a '1', or by asserting RST*. In addition to the actions of Operation Halt and Error Reset, Software Reset causes the following to occur:

Deasserts all outputs:

PREFMT = 0, ALPCWIN = 0, TOFWIN = 0, RLLOUT =0, DWG = 0, DRG = 0,

PLLMS = INACTIVE, PLLIS = INACTIVE, PLLGS = INACTIVE, TSMDET = 0, SMDET = 0.

VECTOR = 0, NRZ = (3-STATE or 0), IDF = 0, INT = INACTIVE.

5.1.3 Error Reset

An Error Reset is initiated by writing a '1' to the Error Reset Bit in Configuration Register 1. In addition to the action of Halt, all ENDEC and EDAC error status bits and counter latches are reset. Error Reset is a self-clearing bit, it clears all interrupts as well as causes the following actions to occur:

Register 20H, 21H, 23H, 30H & 3FH = 00H.

Register $22H = 00xx \times x000$.

Register 27H = 3FH.

Register 39H = F0H.

5.1.4 Operation Halt

An Operation Halt is initiated by writing a '1' to the Operation Halt Bit in Configuration Register 1. The current operation, if any, is aborted and DRG and DWG are deasserted. This bit is self-clearing.

5.1.5 Sector Mark Reset

A Sector Mark Reset is initiated by writing the Sector Mark Control Register. Sector Mark Windowing and Pseudo Sector Mark generation are disabled until a Sector Mark is detected. Also, the PREFMT Signal is forced high until a Sector Mark is detected.



5.2 Register Initialization

To enhance functionality and testability, most registers and bits that can be written by the microcontroller are also readable.

The following describes the recommended reset procedure for the CL-SM330:

- Assert RST* or write E0 (hex) to Register 10 hex
- Initialize all registers except the following registers:
 - Configuration Register 3 (Register 12 hex)
 - Sector Transfer Count Register (Register 1A hex)
 - Data Buffer Address (Registers 1C hex to 1E hex)
 - Interrupt Enable registers (Registers 20 hex to 23 hex)
 - PLL Control (Register 2C hex)
 - General-Purpose Output (Register 39 hex)

- Remove chip reset.
- Initialize Register 10 hex and write with 000x xxxx (binary).
- Initialize Corrector RAM. Addresses 00 hex to 01 hex, 0F hex to 16 hex, and 20 hex to 27 hex.
- Initialize Configuration Register 3 (Register 12 hex).
- Initialize Data Buffer Address (Registers 1C hex to 1E hex).
- Reset all Interrupts (Registers 22 hex to 23 hex).
- Initialize Interrupt Enable registers (Registers 20 hex to 21 hex).
- Initialize PLL Control (Register 2C hex).
- Initialize General-Purpose Output Register (Register 39 hex).
- Start operation by writing a non-zero value to the Sector Transfer Count Register (Register 1A hex).



6. CONFIGURATION REGISTERS

6.1 10H Configuration Register 1

Bit 7	'1' to	Reset: This bit is set by assertion of the RST* Input or by the microcontroller writing a this bit. In either case, the CL-SM330 is held in a reset state, in which all output signals held deasserted, until the microcontroller writes zero to this bit.			
Bit 6	the C	ration Halt/Chip Busy: writing a '1' to this bit will halt any current operation and place CL-SM330 in an idle state. This bit is reset when the CL-SM330 goes into the idle state. ding a '1' here indicates that the CL-SM330 is busy.			
Bit 5	Error Reset: writing a '1' to this bit clears all ENDEC and EDAC error status bits, interrupts and counter latches. This bit is always read as zero.				
Bit 4	using only	t Error Corrector/Error Corrector Busy: writing a '1' to this bit will initiate correction g the current contents of the Error Corrector RAM. This feature is intended to be used for self-test and diagnostic purposes. This bit will be read as '1' whenever the Error Correct is busy.			
Bit 3	Sup	press Correction Vectors:			
	0:	Error correction vectors generated by the Error Corrector will be transferred to the CL-SM331. This mode is used for normal Read Sector operations.			
	1:	Error correction vectors generated by the Error Corrector will not be transferred to the CL-SM331. This mode is useful when performing a Read Sector Operation for write verification; ECC correctability and threshold information are desired, but actual data correction is not necessary.			
Bits 2-0	Oper	ration Mode:			
	000:	Select Normal Read Sector Operation Mode.			
		Select Normal Write Sector Operation Mode.			
	010:	Select Read ID Operation Mode.			
		Select Search ID Operation Mode ('Jump-Back' Mode).			
		Select Write Flag/Read Sector Operation Mode.			
		Select Write Flag/Write Sector Operation Mode.			
		Select Blank Verify Operation Mode.			
	111:	Select Non-Blank Verify Operation Mode.			

When the Operation Mode is 100 or 101, Flag Generation is enabled. If the ID Target registers are matched and the ID Voting Threshold is met, the Flag Field will be written before the sector is read or written. These operation modes are normally not used when the CL-

38

April 1991

SM330 is configured for re-writable media.



39

6.2 11H Configuration Register 2

Bit 7	Res	erved.					
Bit 6	Ena 0: 1:	The Error The Error When cor	Corrector treats	lon: reats the data buffer as a single 4 Mbyte address space. reats the data buffer as 64 separate, 64K byte address spaces or locations during error correction and when the Data Buffer Ad podated after each sector is corrected, carry out of Bit 15 is inhib			
Bit 5	Ena 0: 1:	During a data byte ing a Writ line from VU/PTR: During a data byte During a line from	Read Sector Opes, but not for the sector Operate the CL-SM331, Source Mode Bir Read Sector Operates, and for the VWrite Sector Opthe CL-SM331.	f VU/PTR Bytes: Deration, error correction vectors will be generated for user VU/PTR bytes or for the CRC/ECC redundancy bytes. Durtion, the VU/PTR bytes will not be transferred over the NRZ but will be sourced by the CL-SM330 as determined by the t. Deration, error correction vectors will be generated for user YU/PTR bytes but not for the CRC/ECC redundancy bytes. Deration, the VU/PTR bytes will be transferred over the NRZ The number of VU/PTR bytes for that error correction vectors will be transferred by the section of the vector of the vector of the vector of the vector of vec			
		lected for	m factor and se	ctor size: 130 mm			
		512	4	14			
		1024	12	12			



6.2 11H Configuration Register 2 (cont.)

Bit 4	VU/PTR Source Mode:							
	0:	Re-writ	Re-writable Mode: The Vendor Unique bytes will be sourced by the CL-SM330 during a write operation as determined by the selected form factor and sector size:					
		a write						
			90 mm	130 mm				
		512	1-4: VU1-4 Reg	1-4: VU1-4 Reg				
				5-14: Constant FFh				
		1024	1-4: VU1-4 Reg	1-4: VU1-4 Reg				
			5-12: Constant FFh	5-12: Constant FFh				
	1:	WORM eration	Mode: The Pointer bytes will as determined by the selected	l be sourced by the CL-SM330 during a write oped form factor and sector size:				
			90 mm	130 mm				
		512	1-4: ID Target Reg	1-4: ID Target Reg				
				5-8: VU1-4 Reg				
				9-12: VU1-4 Reg				
				13-14: constant FFh				
		1024	1-4: ID Target Reg	1-4: ID Target Reg				
			5-12: Constant FFh	5-8: VU1-4 Reg				
				9-12: VU1-4 Reg				
Bit 3	0.5/1.0% Speed Tolerance Select:							
	0:		.5% speed tolerance.					
	1:	Select 1	.0% speed tolerance.					
Bit 2	Res	served.						
Bit 1	90/130 mm Mode Select:							
	0:	Select 9	0 mm Mode.					
	1:	Select 1	30 mm Mode.					
Bit 0	512/1024-byte Sector Mode Select:							
	0:							
	1:		024-byte Sector Mode.					



6.3 12H Configuration Register 3

Bit 7 Disable INT Output Driver: After a hardware reset, this bit is set. It also may be written by the microcontroller.

- 0: The output driver on the INT Signal is always enabled. INT acts as a push-pull output.
- The output driver on the INT Signal is disabled when INT is not asserted. INT acts as an open-drain output. This is intended to support system-level, multiple-interrupt sources.

Bit 6 Negative INT Polarity:

- 0: The polarity of the Microprocessor Interrupt Signal is positive-true. The output will be configured as a push-pull driver regardless of the value of the Disable INT Output Driver Configuration Bit.
- 1: The polarity of the Microprocessor Interrupt Signal is negative-true.

Bit 5 Enable ALPC Window on Read Operations:

- 0: ALPC windows will only occur on write operations.
- 1: When this bit is set, the CL-SM330 will generate the ALPC Window Signal on both read and write operations.

Bit 4 Enable DWG and DRG during ALPC:

- DWG and DRG are asserted as programmed by the CL-SM331 during non-preformat times.
- DWG and DRG are asserted as programmed by the CL-SM331 WCS and during ALPC window as determined by the ALPC Window Length and Delay. If the Length and Delay are set such that there is a gap between when ALPC falls and when DWG/ DRG would normally rise, then DWG/DRG will return to zero for that period of time.

Bit 3 Disable Error Correction:

- 0: The Error Corrector is enabled.
- 1: The Error Corrector is disabled unless started by the microcontroller writing a '1' to Start Corrector (Register 10H, Bit 4).

Bit 2 Enable Erasure Pointer Generation:

- 0: Decoded data bits will be transferred to the CL-SM331 over the NRZ line.
- 1: Erasure pointer bits will be transferred to the CL-SM331 over the NRZ line. The format of the erasure pointer bits is as follows: The first bit of each data frame (15 or 20 bytes, depending on selected sector size) except the first will be set if the preceding Resync Mark was used to re-establish bit and byte synchronization. The second bit and each subsequent even bit will be set if a RLL run-length violation or invalid decode was detected. The third bit and each second subsequent odd bit will be set if Loss-Of-Frequency-Lock was detected.



6.3 12H Configuration Register 3 (cont.)

Erasure Pointer Definition

Byte 0	7 LL •	6 RV	5 LL •	4 I RV	3 LL	2 RV	1 LL	0 RV	
Byte 15(20) Byte 16(21)	RU LL	RV RV •	LL	RV RV	LL	RV RV	LL	RV RV	

RU = Resync Used

RV = Run Length Violation

LL = Loss of Lock

Bit 1 Force RLLOUT High During DWG:

- 0: RLLOUT is the encoded NRZ data for normal write operation.
- RLLOUT is forced high while DWG is active. This feature is intended for ERASE operations.

Bit 0 Read Continuously:

- O: Read Sector operations will halt on fatal data sync error, uncorrectable error, error exceeding threshold, or correction time overrun. If a fatal data sync error, uncorrectable error, or error exceeding threshold is detected, reading will halt. If a correction time overrun occurs, reading will halt and correction of the previous sector will be completed.
- 1: Read Sector operations will not halt on fatal data sync error, uncorrectable error, error exceeding threshold, or correction time overrun. If error correction is not completed before the first CRC remainder byte of the current sector is read, correction of the previous sector will be aborted, reading of the current sector will continue, and correction of the current sector will begin when its last ECC remainder byte has been read. This option is provided to support the SCSI Read Continuous Mode.



43

6.4 13H Sectors Per Track

Bits 7-6 INT1-0 Polarity:

- 0: Rising-edge triggered interrupt, positive polarity input signal when not enabled.
- 1: Falling-edge triggered interrupt, negative polarity input signal when not enabled.

Bits 5-0

Sectors Per Track: This value to be written here is one less than the desired number of sectors per track. Nominal values are 24(12) to specify the standard 25(13) sectors per track for 512(1024) byte sectors on 90 mm media and 30(16) to specify the standard 31(17) sectors per track for 512(1024) byte sectors on 130 mm media. For current standard track formats, Bit 5 is reserved. An extraneous interrupt may occur if this register is written while the CL-SM330 is not in a reset state.

6.5 14H ID Target Sector

The values written to the ID Target registers determine the first sector for which the next operation is to be performed. The values read from the ID Target registers after a successful Read ID Operation identifies the first sector for which an error-free ID Field was read. The values read from the ID Target registers after any other operation identifies the last sector for which the operation was attempted. After the initial target sector is found, the low six bits of ID Target Sector Register are automatically incremented at the end of each sector, rolling over to zero at the end of each track when the programmed number of sectors per track is exceeded, until the operation is completed or aborted. Unless disabled by setting the Disable Track Autoincrement Bit, the ID Target Track LSB Register is automatically incremented when the ID Target Sector Register rolls over to zero. The ID Target Track MSB Register is incremented when the ID Target Track LSB Register increments to zero.

Bits 7-6	ID Field Identifier: When writing this register, these bits are ignored. When reading this register after a successful Read ID Operation, these bits identify which ID Field was read.
Bits 5-0	ID Target Sector: This field identifies the sector number.

6.6 15H ID Target Track LSB

Bits 7-0 ID Target Track LSB: This register identifies the low eight bits of the track number. Refer to the ID Target Sector Register description above.



6.7 16H ID Target Track MSB

Bits 7-0 ID Target Track MSB: This register identifies the high eight bits of the track number. Refer to the ID Target Sector Register description above.

6.8 17H ID Compare Sector

Prior to beginning any Read, Write, or Blank Sector Operation, the microcontroller should insure that the ID Compare registers contain the physical track and sector address of the next sector to be slipped. When the ID Target registers are equal to the ID Compare registers, the ID Compare Register Found Bit is set. If the Enable ID Compare Register Found Int Bit is set, the current operation is suspended for one sector and a microcontroller interrupt is generated. The microcontroller should update the ID Compare registers before the Sector Mark of the next sector is reached, because the next sector could be the next sector to be slipped. The ID Compare registers are ignored during Read ID operations.

Bits 7-6	Reserved.
Bits 5-0	ID Compare Sector: This register contains the sector number of the next sector to be slipped for the next operation (excluding Read ID operations).

6.9 18H ID Compare Track LSB

Bits 7-0 ID Compare Track LSB: This register contains the low eight bits of the track number of the next sector to be slipped for the next operation (excluding Read ID operations). Refer to the ID Compare Sector description above.

6.10 19H ID Compare Track MSB

Bits 7-0 **ID Compare Track MSB:** This register contains the high eight bits of the track number of the next sector to be slipped for the next operation (excluding Read ID operations). Refer to the ID Compare Sector description above.



6.11 1AH Sector Transfer Count

Sector Transfer Count: Writing any non-zero value to this register starts the operation cur-Bits 7-0 rently selected by Bits 2-0 of Configuration Register 1. For Read ID and Search ID operations, the value written here is ignored and not altered during execution of the operation. For Read Sector, Write Sector, and (Non-)Blank Verify operations, the value written here determines the number of sectors to be processed. When this register decrements to zero, the Sector Transfer Count=0 Bit will be set, and if enabled, the Sector Transfer Count=0 Interrupt will be generated. If any value is written to this register before the end of redundancy transfer for the last sector of the operation, another operation will begin without loss of disk orientation. This register must not be written while the CL-SM330 is executing any operation unless the Sector Transfer Count=0 Bit is set and the Sector Transfer Count contains zero. The value read from this register is valid only when the Operation Complete Bit is set and the microcontroller has not written this register after initiating an operation, but before detecting Operation Complete. For Read ID and Search ID operations, the value read is the same as that written to initiate the operation. For Read Sector and Write Sector operations, the value read is the number of sectors for which data transfer was not begun during an aborted operation. For Blank Verify and Non-Blank Verify operations, the value read is the number of sectors for which blank detection was not begun during an aborted operation. Note that if zero is written to this register, the Sector Transfer Count=0 status will be set immediately, and if enabled, a microcontroller interrupt will be generated.

6.12 1BH Sector Correction Count

Bits 7-0 Sector Correction Count (read only): This register is valid only when the Operation Complete Bit is set after any Read Sector Operation or a Write Sector Operation, for which the ECC Diagnostic Mode Bit was set. The value read is the number of sectors for which correction was not attempted during the just-completed operation.



6.13 1CH, 57H Data Buffer Address Low

When a common chip select is used for the CL-SM331 and the CL-SM330, writing to addresses 57H-59H, writes to both the CL-SM331 Disk Address Pointer registers and the CL-SM330 Data Buffer Address registers. Reading addresses 57H-59H reads from the CL-SM331 Disk Address Pointer registers, while reading or writing addresses 1CH-1EH accesses the CL-SM330 Data Buffer Address registers. If the CL-SM330 Data Buffer Address is to be the same as the CL-SM331 Disk Address Pointer, as will usually be the case, the microcontroller need only write addresses 57H-59H. In order to write the Data Buffer Address, Chip Reset and Operation Halt (Register 10H, Bits 7-6) must be reset. If it is desired that the CL-SM330 Data Buffer Address differ from the CL-SM331 Disk Address Pointer, addresses 57H-59H should be written first, then addresses 1CH-1EH should be written.

Before a Read Sector Operation is initiated, the CL-SM331 Disk Address Pointer registers and the CL-SM330 Data Buffer Address registers must be written with the address in the data buffer of the first data byte of the first sector for the operation. Subsequent Read Sector operations may be initiated without writing the CL-SM331 Disk Address Pointer registers or the CL-SM330 Data Buffer Address registers if the Data Buffer Area to be used for the next Read Sector Operation is contiguous with that of the current Read Sector Operation. When it is necessary to change the CL-SM331 Disk Address Pointer registers and the CL-SM330 Data Buffer Address registers, they must be changed when data transfer has been completed for the last sector of the current Read Sector Operation, but before data transfer begins for the first sector of the next Read Sector Operation. If the microcontroller writes any of the Data Buffer Address registers when data transfer is occurring, the CL-SM330 will abort the operation, set the Operational Overrun and ECC Error Pending bits, and if the Enable ECC Error Interrupts Bit is set, generate a microcontroller interrupt. The microcontroller may determine when data transfer is occurring by examining Register 1EH, Bit 7 of the CL-SM330 or the current address of the Writable Control Store in the CL-SM331.

After a Read Sector Operation is completed or aborted, the Data Buffer Address registers contain the address of the first byte of the sector following the last sector for which correction was attempted.

Bits 7-0 Data Buffer Address Low: This register contains Bits 7-0 of the data buffer address.

6.14 1DH, 58H Data Buffer Address Middle

Bits 7-0 Data Buffer Address Middle: This register contains the Bits 15-8 of the data buffer address.

April 1991



47

6.15 1EH, 59H Data Buffer Address High

Bits 5-0	Data Buffer Address High: These six bits are Bits 21-16 of the data buffer address.					
Bit 6	Reserved.					
	 Data Transfer is occurring (i.e., user data or VU/PTR bytes are being transferred). Registers 1Ch, 1Dh, 1Eh may not be written. 					
Bit 7	Data Transfer Active (read only): 0: Data Transfer is not occurring. Registers 1Ch, 1Dh, 1Eh may be written.					

6.16 1FH Revision Number

Bits 7-0	CL-SM330 Revision Number (read only). Initial revision number is FFh.



7. INTERRUPT REGISTERS

7.1 20H Interrupt Enable Register

Bit 7	Enable Media Error Interrupts: When this bit is set, an interrupt will be generated when any enabled Media Error Interrupt occurs.					
Bit 6	Enable ECC Error Interrupts: When this bit is set, an interrupt will be generated when any ECC Error occurs.					
Bit 5	Enable General-Purpose Int 1:					
	0: Masks any transitions on the INT1 Input from causing an interrupt. In this mode, the INT1 Input acts like a GPIN Input.					
	 When this bit is set, an interrupt will be generated when a transition of the pro- grammed polarity is detected on the INT1 pin. 					
Bit 4	Enable General-Purpose Int 0:					
	0: Masks any transitions on the INTO Input from causing an interrupt. In this mode, the INTO Input acts like a GPIN Input.					
	 When this bit is set, an interrupt will be generated when a transition of the pro- grammed polarity is detected on the INTO pin. 					
Bit 3	Enable DINT* Pass-Through: When this bit is set, an interrupt will be generated when the DINT* pin is asserted.					
Bit 2	Enable ID Compare Register Found Int: When this bit is set, an interrupt will be generated when the ID Target Register is equal to the ID Compare Register. During a Read Sector or Write Sector Operation, the CL-SM330 will suspend the current operation for the current sector and not decrement the Sector Transfer Count Register. The microcontroller should immediately update the ID Compare Register with the address of the next defective sector, because the next defective sector might be the very next sector. If this bit is reset, the current operation will not be suspended if the ID Target Register is equal to the ID Compare Register.					
Bit 1	Enable Sector Transfer Count=0 Int: When this bit is set, an interrupt will be generated when the Sector Transfer Count Register is decremented to zero.					
Bit 0	Enable Operation Complete Int: When this bit is set, an interrupt will be generated when requested operation has been completed or halted.					



7.2 21H Media Error Enable Register

Each Media Error Interrupt source can be individually enabled or disabled, but all Media Error Interrupt sources are disabled when the Enable Media Error Interrupts Bit in the Interrupt Enable Register is reset.

Bit 7	Enable R/W Attempted After PSM Int: When this bit is set, an interrupt will be generated when a Pseudo Sector Mark is generated for a sector that was to be read or written. The sector for which the Pseudo Sector Mark was generated will not be read or written and the operation will be aborted.
Bit 6	Enable Sector Mark Detected Outside Window Int: When this bit is set, an interrupt will be generated when a Sector Mark is detected, and when the Sector Mark Window is enabled but not active. The current operation, if any, will continue.
Bit 5	Enable ID Error Int: When this bit is set, an interrupt will be generated and the operation will be aborted when one of the following conditions occurs, except during a Search ID Operation during which only condition (i) will cause an interrupt. i) No error-free ID Field is read within two revolutions. ii) The target sector is not found within two revolutions. iii) The target sector is found, but the ID Voting Threshold was not met. iv) An error-free ID Field is read that is greater than the ID Target registers.
Bit 4	Enable Recovered Data Sync Error Int: When this bit is set, an interrupt will be generated after reading is completed for a sector for which the Data Sync Mark is not detected within its window, but for which data synchronization is accomplished using the first Resync Mark. The Read Sector Operation will continue.
Bit 3	Enable Fatal Data Sync Error Int: When this bit is set, an interrupt will be generated when the target sector is found and data synchronization cannot be accomplished either from the Data Sync Mark or one of the initial Resync Marks. The Read Sector Operation will be aborted.
Bit 2	Enable Resync Mark Threshold Error Int: When this bit is set, an interrupt will be generated after reading is completed for a sector for which the Resync Mark Error Threshold is exceeded by the total count of the following events. The Read Sector Operation will continue. i) A Resync Mark is not detected in the Resync Mark Window. ii) A Resync Mark is detected in the Resync Mark Window and the decoder was not in bit sync.
Bit 1	Enable Operation Attempted After Flag Detected Int: When this bit is set, an interrupt will be generated when a written Flag Field is detected in a sector that was to be read or written. The sector will not be read or written and the operation will be aborted.



7.2 21H Media Error Enable Register (cont.)

Bit 0 The meaning of this bit depends on the Operation Mode.

i) Read Sector Operation: Enable Error Correction Complete Int.

When this bit is set, an interrupt will be generated when correction is complete for each sector. The microcontroller must reset the Error Correction Complete Bit before correction is complete for the second following sector.

ii) (Non-)Blank Verify Operation: Enable Blank Sector Error Int.

When this bit is set, an interrupt will be generated and the operation will be aborted when a non-blank sector has been detected during a Blank Verify Operation or when a blank sector has been detected during a Non-Blank Verify Operation.

CL-SM330 Optical Disk ENDEC/ECC



7.3 22H Interrupt Status Register

Each interrupt source (except DINT*), can be individually reset by writing a '1' to its bit in this register.

Bit 7	Media Error Pending: This bit is set when any of the bits in the Media Error Status Register (Register 23H) is set. Writing a '1' to this bit resets all bits in the Media Error Status Register.
Bit 6	ECC Error Pending: This bit is set when any of the bits in the ECC Error Status Register (Register 30H) is set. Writing a '1' to this bit resets all bits in the ECC Error Status Register.
Bit 5	General-Purpose Int 1 Asserted: If enabled (Bit 5 of Register 20H set), this bit is set when a transition of the programmed polarity is detected on the INT1 pin. If not enabled, this bit reflects the state of the INT1 Input Signal and is read only.
Bit 4	General-Purpose Int 0 Asserted: If enabled (Bit 4 of Register 20H set), this bit is set when a transition of the programmed polarity is detected on the INT0 pin. If not enabled, this bit reflects the state of the INT0 Input Signal and is read only.
Bit 3	DINT* Asserted: This bit is asserted when the DINT* Signal from the CL-SM331 is asserted. This allows the CL-SM331 and CL-SM330 to constitute a single interrupt source without external logic. This signal is not latched and is read only.
Bit 2	ID Compare Register Found: This bit is set when the ID Target Register is equal to the ID Compare Register. During a Read, Write, or Blank Sector Operation, if the Enable ID Compare Register Found Int Bit is set, the CL-SM330 will suspend the current operation for the current sector and not decrement the Sector Transfer Count Register. The microcontroller should immediately update the ID Compare Register with the address of the next defective sector, because the next defective sector might be the very next sector. If the ID Compare Register Found interrupt is not enabled, the current operation will not be suspended. During a Search ID Operation, this bit will be set when the ID Target registers equal or exceed the ID Compare registers.
Bit 1	Sector Transfer Count=0: The Sector Transfer Count Register is decremented at the be ginning of data transfer for each sector. This bit will be asserted when the Sector Transfe Count Register is decremented to zero.



7.3 22H Interrupt Status Register (cont.)

Bit 0 **Operation Complete:** This bit is set when the requested operation has been completed or halted.

- i) Read Sector Operation: Error correction has ceased for the previous Read Sector Operation. The Sector Transfer Count Register contains the number of sectors for which data transfer was not begun. The Sector Correction Count Register contains the number of sectors for which error correction was not attempted.
 - (a) The ECC Error Pending Bit is not set and the only bit set in the Media Error Status Register is the Error Correction Complete Bit. All sectors specified by the initial Sector Transfer Count have been successfully read and corrected. The Sector Transfer Count Register and the Sector Correction Count Register are zero. This is the error-free case.
 - (b) The ECC Error Pending Bit is set. An ECC error has occurred that caused the CL-SM330 to abort the Read Sector Operation. If Bit 7, Bit 6, or Bit 2 of the ECC Error Status Register is set, the number of sectors successfully read and corrected is equal to one less than the difference between the initial value written to the Sector Transfer Count Register and the value read from the Sector Correction Count Register. If Bit 5 or Bit 4 of the ECC Error Status Register is set, the number of sectors successfully read and corrected is equal to the difference between the initial value written to the Sector Transfer Count Register and the value read from the Sector Correction Count Register. If Bit 3 of the ECC Error Status Register is set, a CL-SM330 hardware error is indicated. If Bit 0 of the ECC Error Status Register is set, a microcontroller firmware error is indicated.
 - (c) The ECC Error Pending Bit is not set, but the Media Error Pending Bit is set indicating that at least on bit in the Media Error Status Register is set. A media error has occurred that caused the CL-SM330 to abort the Read Sector Operation. The number of sectors successfully read and corrected is equal to the difference between the initial value written to the Sector Transfer Count Register and the value read from the Sector Correction Count Register. The number of sectors for which data transfer was begun is equal to the difference between the initial value written to the Sector Transfer Count Register and the value read from the Sector Transfer Count Register. The reason the Read Sector Operation was aborted may be determined by examining the Media Error Status Register.



7.3 22H Interrupt Status Register (cont.)

- ii) Write Sector Operation: Writing has ceased for the previous Write Sector Operation. The Sector Transfer Count Register contains the number of sectors for which data transfer was not begun.
 - (a) The ECC Error Pending Bit and the Media Error Pending Bit are not set. All sectors specified by the initial Sector Transfer Count have been successfully transferred and written. The Sector Transfer Count Register is zero.
 - (b) The ECC Error Pending Bit is set. An ECC error has occurred that caused the CL-SM330 to abort the Write Sector Operation. If Bit 1 of the ECC Error Status Register is set, the number of sectors for which data transfer was begun is equal to one less than the difference between the initial value written to the Sector Transfer Count Register and the value read from the Sector Transfer Count Register. If Bit 3 of the ECC Error Status Register is set, a CL-SM330 hardware error is indicated. If Bit 0 of the ECC Error Status Register is set, a microcontroller firmware error is indicated.
 - (c) The ECC Error Pending Bit is not set and the Media Error Pending Bit is set. A media error has occurred that caused the CL-SM330 to abort the Write Sector Operation. The number of sectors for which data transfer was begun is equal to the difference between the initial value written to the Sector Transfer Count Register and the value read from the Sector Transfer Count Register. The reason the Write Sector Operation was aborted may be determined by examining the Media Error Status Register.
- iii) Read ID Operation: Reading of ID fields has ceased for the previous Read ID Operation.
 - (a) The Media Error Pending Bit is not set. An error-free ID Field has been read into the ID Target registers.
 - (b) The Media Error Pending Bit is set. The Read ID Operation was halted because no error-free ID Field was read within two revolutions. The ID Error Bit is set.
- iv) Search ID Operation: Searching for ID has ceased for the previous Search ID Operation. The Media Error Pending Bit and the ID Error Bit are set. No error free ID was read within two revolutions. The ID Search Operation is aborted. Note that the Operation Complete Interrupt is only issued if the Search ID Operation has failed. If an error free ID can be read, the operation will continue until halted.



7.3 22H Interrupt Status Register (cont.)

- v) (Non-)Blank Verify Operation: Blank detection has ceased for the previous operation. The Sector Transfer Count Register contains the number of sectors for which blank detection was not performed.
 - (a) The Media Error Pending Bit is not set. All sectors specified by the initial Sector Transfer Count have been successfully verified as (non-)blank. The Sector Transfer Count Register is zero.
 - (b) The Blank Sector Error Bit is set. The number of sectors successfully verified as (non-)blank is equal to the one less than the difference between the initial value written to the Sector Transfer Count Register and the value read from the Sector Transfer Count Register.
 - (c) Any of Bits 7-1 in the Media Error Status Register is set. The number of sectors successfully verified as (non-)blank is equal to the difference between the initial value written to the Sector Transfer Count Register and the value read from the Sector Transfer Count Register. The reason the (Non-)Blank Verify Operation was aborted may be determined by examining the Media Error Status Register.

7.4 23H Media Error Status Register

Each Media Error Interrupt source can be individually reset by writing a '1' to its bit in this register. All Media Error Interrupt sources are reset when '1' is written to the Media Error Pending Bit in the Interrupt Status Register (Bit 7 of Register 22H).

Bit 7	Pseudo Sector Mark Generated: This bit is set when the Sector Mark has not been detect ed and a Pseudo Sector Mark has been generated for a sector that was to be read or written It is reset when the microcontroller writes a '1' to this location.
Bit 6	Sector Mark Detected Outside Window: This bit is set when a Sector Mark is detected and the Sector Mark Window was enabled but not active. This can occur when a Sector Mark is falsely detected, or when a true Sector Mark is detected while DRG is still active because a medium error has caused loss of orientation.
Bit 5	ID Error: When performing an ID Search Operation, this bit is set only when no error-free ID was read within two revolutions. For all other operations, it is set under the following conditions:
	i) The target sector was not found within two revolutions.
	ii) The target sector was found, but the ID Voting Threshold was not met.
	iii) An error-free ID was read that was greater than the ID Target Register. The cause of the ID Error can be determined by examining the ID Error Status Register.

54



7.4 23H Media Error Status Register (cont.)

Bit 4	Recovered Data Sync Error: This bit is set when the target sector is found, the Data Sync Mark is not detected within its window, but data synchronization is accomplished using the first Resync Mark.
Bit 3	Fatal Data Sync Error: This bit is set when the target sector is found and data synchronization cannot be accomplished either from the Data Sync Mark or one of the initial Resync Marks.
Bit 2	Resync Mark Error Threshold Exceeded: This bit is set when the Resync Mark Error Threshold is exceeded by the total count of the following events: i) A Resync Mark is not detected in the Resync Mark Window. ii) A Resync Mark is detected in the Resync Mark Window and the decoder was not in bit sync.
Bit 1	Written Flag Field Detected: This bit is set when a written Flag Field is detected. It is invalid when the CL-SM330 is programmed for 512-byte sectors on 90 mm medium. The contribution of this bit to Media Error Pending (Register 22H, Bit 7) is blocked unless the Enable Operation Attempted After Flag Detected (Register 21H, Bit 1) is set. Written Flag Field Detected is reset when the microcontroller writes a '1' to this bit.
Bit 0	Error Correction Complete/Blank Error Detected: The meaning of this bit depends on the Operation Mode. i) Read Sector Operations: Error Correction Complete. For each sector, this bit is set when error correction is complete. If the Enable Correction Complete Int Bit is set, a microcontroller interrupt is generated. The CL-SM330 can 'stack two Error Correction Complete interrupts before the microcontroller is required to clear this

Complete Int Bit is set, a microcontroller interrupt is generated. The CL-SM330 can 'stack' two Error Correction Complete interrupts before the microcontroller is required to clear this bit. This feature accommodates the case where a sector with errors is followed by a sector without errors and the first sector correction extends into the next sector time. When this occurs, the microcontroller must clear the first Correction Complete Interrupt before a third interrupt is pushed onto the stack. Any pending Correction Complete Interrupt is asserted immediately after the microcontroller clears the current one. If the Correction Complete Interrupt is not enabled, this bit is reset for each sector when all redundancy bytes have been read for the next sector.

ii) (Non-)Blank Verify Operation: Blank Sector Error Detected.

This bit is set when a non-blank sector has been detected during a Blank Verify Operation or when a blank sector has been detected during a Non-Blank Verify Operation. This bit is reset when the microcontroller writes a one to this location.



8. MARK DETECTION CONTROL REGISTERS

8.1 24H Sector Mark Control

Bits 7-6	Sector Mark, ID Read Gate, ID AM, and Data Sync Window Position: These two bits determine the initial window timing for each sector. As soon as a Sector Mark or error-free ID is detected, timing is referenced to that detection and these bits are ignored until the next sector.				
	00:	The Window is positioned nominally.			
	01:	The Window is delayed by the percentage selected by the 0.5/1.0% Speed Tolerance Select Bit in Configuration Register 2 (i.e., the disk is assumed to be spinning slow). This is the recommended normal operating mode.			
	10:				
	11:	Reserved.			
Bits 5-3	Sector Mark-Mark Threshold (0-5): This value specifies the minimum number of long marks that must be correctly detected in qualifying the Sector Mark. A typical value is three.				
Bits 2-0	Sector Mark-Space Threshold (0-4): This value specifies the minimum number of lon spaces that must be correctly detected in qualifying the Sector Mark. A typical value is three				



8.2 25H Resync Mark Control

Bit 7 Enable False Resync Protection:

- Normal Resync Mark action is selected. Each Resync Mark detected within its window will reset the RLL (2,7) decoder, and reset the position and width of the next Resync Mark Window.
- 1: The False Resync Protection Mode selected by Bit 6 of this register is enabled. False Resync Protection is intended for use in retry only.

Bit 6 False Resync Protection Mode: This bit is ignored unless Bit 7 of this register is set.

- 6: Each Resync Mark detected within its window will reset the RLL (2,7) decoder, but when a Resync Mark is detected away from its expected position, the position and width of the next Resync Mark Window will not be reset until a subsequent Resync Mark is detected.
- 1: When a Resync Mark is detected away from its expected position, neither the RLL (2,7) decoder nor the position and width of the next Resync Mark Window will be reset until a subsequent Resync Mark is detected.
- Bits 5-4 Resync Mark Skip Count (0-3): This specifies the number of Resync Marks that will be skipped if enabled. This feature is enabled by setting the Data Sync Mark Threshold (Register 26, Bits 3-0) to zero.
- Bits 3-0 Resync Mark Error Threshold (0-15): This value specifies the number of 'missing' or 'used' Resync Marks that must be exceeded before the Resync Mark Threshold Error Bit is set.



8.3 26H ID Field/Data Sync Control

Bit 7 **Enable Modified ID Read Gate:** DRG is asserted at the beginning of the VFO1 field (unless modified by skipping ID) and deasserted at the end of the Pre-Format Area. DRG is asserted normally except that it is deasserted for one NRZ byte time after ID1 1: and ID2. Bit 6 **Disable Track Autoincrement:** The ID Target Track registers will be automatically incremented when the ID Target Sector Register exceeds the programmed number of sectors per track and is reset to zero. The ID Target Track registers will not be incremented when the ID Target Sector Reg-1: ister exceeds the programmed number of sectors per track and is reset to zero. Bits 5-4 ID Voting Threshold (0-3): The voting threshold is not used during Search ID or Read ID operations. Zero error-free ID fields must be read. This is intended as an error recovery mode 00: only. The disk must be oriented exactly before the operation is initiated; the operation will be executed for the very next sector. 01: One error-free ID field must be read. Two error-free ID fields must be read. 10: 11: Three error-free ID fields must be read. Bits 3-0 Data Sync Mark Threshold (0-12): This value specifies the minimum number of four-codebit groups that must be correctly detected in qualifying the Data Sync Mark. A typical value is nine. A value of zero means that the Skip Data Sync Mark Mode is activated, during which the CL-SM330 will not attempt to detect the Data Sync Mark nor the number of Resync Marks specified by the Resync Mark Skip Count. Instead, the 'Valid Data Sync' byte (hex '0D') and

an appropriate number of dummy data bytes will be transferred and synchronization will be

58 ______ April 1991

attempted on the selected Resync Mark.



8.4 27H ID Error Status (read only)

Bits 7-6 of this register are cleared at the beginning of each sector when the CL-SM330 is executing an operation.

Bit 7	ID Threshold Error: This bit is set when an error-free ID Field is read that matches the ID Target registers but the ID Voting Threshold is not met.
Bit 6	ID Greater Than Target: This bit is set when an error-free ID Field is read that exceeds the ID Target registers.
Bits 5-3	CRC Error Detected For ID 3-1: The meaning of these bits is modified by the ID Voting Threshold. Only ID that is required (to meet threshold) has accurate status. At the beginning of each sector, Bits 5-3 are set. As each ID is read, each corresponding bit is reset if the Address Mark was found and the CRC indicated no error.
Bits 2-0	ID AM Not Detected For ID 3-1: The meaning of these bits is modified by the ID Voting Threshold. Only ID that is required (to meet threshold) has accurate status. At the beginning of each sector, Bits 2-0 are set. As each ID is read, each corresponding bit is reset if the Address Mark was found. In order to meet threshold, both the ID AM must be found and the ID CRC be error-free. Therefore, it is possible to have more ID AM found than error-free ID CRC.



9. WINDOW CONTROL REGISTERS

9.1 28H Window Control Register

1:

detected.

Bit 7	Disable Pre-Format Window					
	0:	The PREFMT Signal will be deasserted 47 bytes after the detected or expected position of the previous Sector Mark and reasserted before the expected position of the next Sector Mark. The delay in byte-times between the rising edge of PREFMT and the nominal position of the Sector Mark is determined by the speed tolerance and selected sector size:				
		Tolerance	512	1024		
		0.5%	4	8		
		1.0%	8	16		
	1:	1: The PREFMT Signal will be continuously asserted. This mode may be used WORM media and the ROM Area of Partial ROM re-writable media.				
Bit 6	Disable Sector Mark Window:					
	0:	Sector Mark detection is windowed.				
	1:	Sector Mark detection circuitry is continuously active.				
Bit 5	Disable ID AM Window:					
	0:	ID AM detection is windowed.				
	1:	ID AM detection is active throughout the Pre-Formatted Area.				
Bit 4	Disable Data Sync Window:					
	0:		rk detection is wir	dowed.		

Data Sync Mark detection is active in the Data Field Area until a Data Sync Mark is



9.1 28H Window Control Register (cont.)

Bits 3-2 Resync Mark Window Control: This field controls the size and growth of the Resync Mark Window. The x(y) values describe the width in 2F clock periods of the Resync Mark Window for the 512(1024)-byte Sector Mode.

00: Small Progressive Resync Mark Window

Number of Missed Resync Marks	Resync Mark Window Width	
0	9(11)	
1	15(17)	
2	19(25)	
3 or more	25(31)	

01: Large Progressive Resync Mark Window

Number of Missed Resync Marks	Resync Mark Window Width
0	15(17)
1	25(31)
2	35(45)
3 or more	45(57)

- 10: Small Fixed Resync Mark Window: The Resync Mark Window is fixed at 19 2F clock periods and does not grow when a Resync Mark is not detected in the Resync Mark Window.
- 11: Large Fixed Resync Mark Window: The Resync Mark Window is fixed at 35 2F clock periods and does not grow when a Resync Mark is not detected in the Resync Mark Window.

Bits 1-0 **ID Skip Control:** DRG will not be asserted until the selected number of ID fields has been skipped.

00: Normal ID Detection Mode

01: Skip first ID Field

10: Skip first and second ID fields

11: Skip all three ID fields



9.2 29H TOF Window Control

Bits 7-4	TOF Window Delay: This value specifies the delay, in increments of two 2F clock periods, between a fixed position one byte before the expected position of the ODF and the assertion of the TOFWIN Signal when a true Sector Mark has been detected. Nominal value is eight.
Bits 3-0	TOF Window Length: This value specifies the length of time, in increments of two 2F clock periods, that the TOFWIN Signal will be asserted when a true Sector mark is detected. Nominal value is eight. A value of zero means that TOFWIN will not be asserted.

9.3 2AH Sector Mark/ALPC Length

Bit 7	Enable Relaxed Sector Mark Detection				
	0: Mark/Space lengths must be +0/-1 2F bit.				
	1: Mark/Space lengths must be +0/-2 2F bits.				
Bit 6	Enable Sector Mark Asymmetry Compensation				
	0: Sector Mark Asymmetry circuitry is disabled.				
	1: Sector Mark Asymmetry circuitry is enabled.				
Bit 5	Shorten/Lengthen Sector Marks (if Bit 6 is set)				
	0: Marks are shortened by one-half of one 2F clock period.				
	1: Marks are lengthened by one-half of one 2F clock period.				
Bits 4-0	ALPC Window Length: This value specifies the length of time (in increments of two 21 clock periods) that the ALPCWIN Signal will be asserted when a true Sector Mark has beet detected and the sector is to be written or when the Enable ALPC on reads bit is set and a Read Operation is active. The nominal value is 16. A value of zero means that ALPCWIN will not be asserted. Note that two 2F clocks equals one NRZ Bit time.				



9.4 2BH LFLD Control/ALPC Delay

Bit 7	7 Loss-Of-Frequency-Lock Detected (read only): This bit is set when LFLD is ass the Internal/LFLD Select Bit is set) or when the internal Loss-Of-Frequency-Lock detects Loss-Of-Frequency-Lock (if the Internal/LFLD Select Bit is not set). This bit when the microcontroller reads this register.				
Bit 6	LFLD Polarity Select				
	0:	Negative true.			
	1:	Positive true.			
Bit 5	Internal/LFLD Input Select				
	0:	Select internal Loss-Of-Frequency-Lock detection to initiate PLL Relock Sequence.			
	1:	Select LFLD Input to initiate PLL Relock Sequence.			
Bits 4-0	ALPC Window Delay				
	Reference Figures A-1 and A-4. This value specifies the delay, in increments of two 2F clock periods, from a fixed position four bytes before the expected position of the VFO3 field to the leading edge of the ALPCWIN Signal. The nominal value is 16. Note that two 2F clocks equals one NRZ Bit time.				



9.5 2CH PLL Polarity/Lock Control

Bit 7	PLLIS Polarity Select				
	0: Negative true.				
	1: Positive true.				
Bit 6	PLLMS Polarity Select				
	0: Negative true.				
	1: Positive true.				
Bit 5	PLLGS Polarity Select				
	0: Negative true.				
	1: Positive true.				
Bit 4	PLLMS Lock Delay Enable				
	0: PLLMS follows DRG during initial PLL lock.				
	 PLLMS follows PLLGS during initial PLL lock. In either case, PLLMS follow PLLIS during PLL relock. 				
Bits 3-0	PLL Lock Delay Count: This value specifies the delay, in increments of eight 2F clock periods, from the assertion of DRG and PLLIS to the assertion of PLLGS, and PLLIS if Bit 4 of this register is set, when acquiring initial PLL synchronization over a VFO Area.				

9.6 2DH PLL Relock Control

If this register is zero, no Loss-Of-Frequency-Lock Recovery Operation will be initiated by the CL-SM330, regardless of whether internal or external detection of Loss-Of-Frequency-Lock is selected, but detection of Loss-Of-Frequency-Lock by the selected source will still be latched into the Loss-Of-Frequency-Lock Detected Bit.

Bits 7-4	PLL Relock Time Count: This value specifies the delay, in increments of eight 2F clock periods, from the deassertion to the reassertion of PLLIS and PLLMS when re-acquiring PLL synchronization over data.
Bits 3-0	PLL Relock Delay Count: This value specifies the delay, in increments of eight 2F clock periods, from the reassertion of PLLIS and PLLMS to the reassertion of PLLGS when reacquiring PLL synchronization over data.

CL-SM330 Optical Disk ENDEC/ECC



9.7 2EH LFLD Window Control

Bits 7-4	Internal Loss-of-Frequency-Lock Window Count: This value specifies the length, in increments of 16 2F clock periods, of the window under which data clocks are counted and compared.
Bits 3-0	Internal Loss-of-Frequency-Lock Tolerance Count: This value specifies the maximum number of clocks (+/-) by which the reference clock count and the data clock count may differ before Loss-Of-Frequency-Lock is detected.



10. ECC CONTROL REGISTERS

10.1 30H Error Correction Status (read only)

When an error condition causes any of the bits in this register to be set, the CL-SM330 will set the ECC Error Pending Bit. If the Enable ECC Error Interrupts Bit is set, it will halt the operation and generate a microcontroller interrupt. Bits 7-0 of this register are cleared when the microcontroller writes '1' to the ECC Error Pending Bit in the Interrupt Status Register. During a Read Sector Operation for which the Read Continuously Bit is set, Bits 7-4 of this register do not cause the ECC Error Pending Bit to be set nor a microcontroller interrupt to be generated. These Bits (7-4) are cleared each time the Error Corrector begins correcting a sector.

Bit 7	Uncorrectable Error Detected by ECC: This bit is set if an uncorrectable error is detected by the error-correcting code.			
Bit 6	Uncorrectable Error Detected by CRC: This bit is set if the adjusted Reed-Solomon CRC residue is not zero after error correction was complete, and no uncorrectable error was detected by the error-correcting code. This indicates that ECC miscorrection of an uncorrectable error occurred.			
Bit 5	Error Exceeding Threshold Detected: This bit is set if an error is detected that exceeds the Sector Correction Threshold or the Interleave Correction Threshold. The Sector Correction Status and Interleave Correction Status registers in the Error Corrector RAM may be examined to determine which threshold was exceeded, or whether both were exceeded.			
Bit 4	ECC Correction Time Overrun Occurred: This bit is set if correction of a sector has not been completed before the first CRC redundancy byte of the following sector is read. When error correction of the sector has been completed, the Read Sector Operation for the following sector and any remaining sectors must be restarted after disk orientation has been reestablished.			
Bit 3	CL-SM330 Hardware Error Detected: This bit is set if a hardware error within the CL-SM330 is detected (e.g., a shift-register parity error).			
Bit 2	VREADY/VERROR Signal Error: This bit is set if an error correction vector synchronizatio error is detected (i.e., if the CL-SM331 does not deassert VREADY during an error correction vector transfer). This bit is also set whenever the CL-SM331 asserts VERROR.			
Bit 1	NRZ CRC Checksum Error: This bit is set if the 8-bit CRC checksum received from the CL-SM331 differs from that calculated by the CL-SM330 over the received user data, VU/PTR, and CRC/ECC redundancy bytes during a Write Sector Operation.			



10.1 30H Error Correction Status (read only) (cont.)

Bit 0 Operational Overrun Error: This bit is set when any of the following conditions occurs:

- i) It is permissible for the microcontroller to write the Data Buffer Address registers for a second operation after data transfer for the first operation is complete, but before the Operation Complete Bit is set for the first operation. This bit is set if the microcontroller attempts to write any of the Data Buffer Address registers (addresses 1CH-1EH or 57H-59H) while data transfer is active.
- ii) It is permissible for the CL-SM330 to complete error correction for a second sector before the microcontroller has reset the Error Correction Complete Bit for the previous sector. This bit is set if the Enable Error Correction Complete Int Bit is set and the CL-SM330 completes error correction for a third sector before the microcontroller resets the Error Correction Complete Bit for the first sector. If the Enable Error Correction Complete Bit is reset, the microcontroller need not reset the Error Correction Complete Bit for every sector.
- iii) When performing consecutive single-sector operations, it is permissible for the CL-SM330 to complete a second operation before the microcontroller has reset the Operation Complete Bit for the previous operation. This bit is set if the CL-SM330 completes a third operation before the microcontroller resets the Operation Complete Bit for the first operation.

10.2 31H Error Corrector RAM Address

Bit 7-0

Error Corrector RAM Address: When this register is written, the value written determines the address at which the next access to the Error Corrector RAM through the Error Corrector RAM Access Register will be performed. Subsequent Error Corrector RAM accesses will be at successive sequential addresses. Microcontroller access to the Error Corrector RAM is not allowed while the CL-SM330 is executing any Read Sector Operation, or while executing a Write Sector Operation for which the ECC Diagnostic Mode Bit is set, or while the Error Corrector is busy.

April 1991 ———— 67



10.3 32H Error Corrector RAM Data

Bit 7-0

Error Corrector RAM Byte: Reading or writing this location will read from or write to the internal Error Corrector RAM. Following any Read Sector Operation, or a Write Sector Operation for which the ECC Diagnostic Mode Bit is set, the CRC residue/ECC remainder buffer portion of the Error Corrector RAM (RAM addresses 3EH through 91H (E1H) for 512 (1024) byte sectors) contains the CRC residue/ECC redundancy bytes generated. A minimum of four CCLK periods is required between writing the Error Corrector RAM Address and accessing the Error Corrector RAM Data Register, or between successive accesses to the Corrector RAM Data Register.

At power-up initialization, the microcontroller must write zero to Error Corrector RAM addresses 0FH through 16H and 20H through 27H. Prior to a Read Sector Operation, the microcontroller must initialize the Sector Correction Threshold (RAM address 00H) and the Interleave Correction Threshold (RAM address 01H). After a Read Sector Operation, the Sector Error Status (RAM address 38H), and Interleave Correction Status (RAM address 39H) are valid for the last sector, in which an error was detected and error correction was attempted.

10.3.1 RAM Addr 00H Sector Correction Threshold

Bit 7	Reserved. This bit must be reset.
Bits 6-0:	Maximum Errors/Sector Allowed (0-40 or 0-80): If the Error Corrector detects a total number of errors in a sector exceeding the value written here, the CL-SM330 will set the ECC Error Exceeding Threshold Detected Bit and halt the Read Sector Operation after correction for that sector is completed. A value of 40(80) or greater means that no sector correction threshold is imposed in the 512(1024)-byte Sector Mode.



10.3.2 RAM Addr 01H Interleave Correction Threshold

If the Error Corrector detects a number of errors in one interleave exceeding the value written here, the CL-SM330 will set the ECC Error Exceeding Threshold Detected Bit and halt the Read Sector Operation after correction for that sector is completed. A value of eight or greater means that no interleave correction threshold is imposed.

Bits 7-4	Reserved. These bits must be reset.	
Bits 3-0	Maximum Errors/Interleave Allowed (0-8).	

10.3.3 RAM Addr 38H Total Sector Error Status

This location is cleared each time the Error Corrector begins correcting a sector.

Bit 7	Reserved.
Bits 6-0	Total Errors/Sector Detected (0-40 or 0-80): The value read here is the total number of bytes in error detected while correcting the previous sector.

10.3.4 RAM Addr 39H Interleave Error Status

This location is cleared each time the Error Corrector begins correcting a sector.

Bits 7-6	These bits will be set if an uncorrectable ECC error was detected.
Bits 5-4	Reserved.
Bits 3-0	Maximum Errors/Interleave Detected (0-8): The value read here is the maximum number of bytes in error in any one interleave detected while correcting the previous sector, provided no uncorrectable ECC error was detected.

April 1991



11. MISCELLANEOUS REGISTERS

11.1 34H Vendor Unique Byte 1

Bits 7-0 During a Write Sector Operation with Bit 5 of Configuration Register 2 reset, this value will be the first Vendor Unique Byte used, as determined by the VU/PTR Source Mode Bit and the selected form factor and sector size.

11.2 35H Vendor Unique Byte 2

Bits 7-0 During a Write Sector Operation with Bit 5 of Configuration Register 2 reset, this value will be the second Vendor Unique Byte used, as determined by the VU/PTR Source Mode Bit and the selected form factor and sector size.

11.3 36H Vendor Unique Byte 3

Bits 7-0 During a Write Sector Operation with Bit 5 of Configuration Register 2 reset, this value will be the third Vendor Unique Byte used, as determined by the VU/PTR Source Mode Bit and the selected form factor and sector size.

11.4 37H Vendor Unique Byte 4

Bits 7-0 During a Write Sector Operation with Bit 5 of Configuration Register 2 reset, this value will be the fourth Vendor Unique Byte used, as determined by the VU/PTR Source Mode Bit and the selected form factor and sector size.



71

115	38H (General	-Purpose	input (read only)
11.3	30111	denerar	-1 410030			,

Bits 7-0: General-Purpose Input 7-0: When read, these bits reflect the current state of GPIN[7:0].

11.6 39H General-Purpose Output

Bits 7-0 General-Purpose Output 7-0: When written, these bits set the state of GPOUT[7:0]. When read, these bits reflect the current state of GPOUT[7:0].

11.7 2FH, 33H, 3AH-3DH Reserved

These register addresses are reserved.

11.8 3EH Set Sector Mark Window

Writing to this address causes the internal Sector Mark Window Signal to be set. This reg-

Writing to this address causes the internal Sector Mark Window Signal to be set. This register is to be used for test purposes only.



11.9 3FH Test Register

Bit 7	Reserved.				
Bit 6	Disable DWG:				
	0:	Normal operation.			
	1:	When this bit is set, the CL-SM330 will not assert DWG. This bit may be set during self-testing and diagnostic operations to allow testing of the ECC write redundancy generation circuitry without writing to the medium. This bit must be reset for normal operation.			
Bit 5	Enable Short Sector Test Mode:				
	0:	Normal operation.			
	1:	When this bit is set, the CL-SM330 uses 90/100/180-byte sectors instead of the standard 600/610/1200-byte sectors. This bit must be reset for normal operation.			
Bit 4	Enable ECC Diagnostic Mode:				
	0:	(Normal operation) During a Read Sector Operation, user data bytes, Vendor Unique or Pointer (VU/PTR) bytes, and CRC/ECC redundancy bytes read from the medium are transferred over the NRZ line to the CL-SM331. Following the last such byte, an eight-bit CRC checksum is transferred by the CL-SM330 to be checked by the CL-SM331. Error correction vectors will be generated only for user data bytes (and VU/PTR bytes, if Bit 5 of Configuration Register 2 is set), unless the Suppress Correction Vectors Bit is set, in which case no correction vectors will be sent. During a Write Sector Operation, user data bytes are transferred over the NRZ line from the CL-SM331 after being fetched from the data buffer. VU/PTR bytes are sourced as determined by Bits 5 and 4 of Configuration Register 2. The user data bytes, VU/PTR bytes, and the CRC/ECC redundancy bytes generated by the CL-SM330 are written to the disk, if the Disable DWG Bit is reset. The CL-SM331 also sends dummy VU/PTR bytes and/or CRC/ECC redundancy bytes that are discarded by the CL-SM330, but which are covered along with the user data bytes by an eight-bit CRC checksum that is checked by the CL-SM330.			



11.9 3FH Test Register (cont.)

Bit 4 Enable ECC Diagnostic Mode:

1: During a Read Sector Operation, user data bytes, Vendor Unique or Pointer (VU/PTR) bytes, and CRC/ECC redundancy bytes read from the medium are transferred over the NRZ line to the CL-SM331. Following the last such byte, an eight-bit CRC checksum is transferred by the CL-SM330 to be checked by the CL-SM331. Error correction vectors will be generated for all user data bytes, VU/PTR bytes, and CRC/ECC redundancy bytes (ignoring the state of Bit 5 of Configuration Register 2), unless the Suppress Correction Vectors Bit is set, in that case no correction vectors will be sent.

During a Write Sector Operation, user data bytes, VU/PTR bytes, and CRC/ECC redundancy bytes are transferred over the NRZ line from the CL-SM331 after being fetched from the data buffer, and if the Disable DWG Bit is reset, written to the disk. Following the last such byte, an eight-bit CRC checksum is transferred by the CL-SM331 and checked by the CL-SM330. The ECC generator is in Read Mode and compares its generated redundancy bytes to those coming from the data buffer, storing the remainders so formed into the Error Corrector RAM and attempting to correct the sector after all the redundancy bytes have been written.

Bits 3-0 **Test Mode Bits 3-0:** These four bits must all be zero in order for the CL-SM330 to operate normally.

73



12. ELECTRICAL SPECIFICATION

12.1 Absolute Maximum Ratings

Parameter	Minimum	Maximum	Units
Ambient Temperature Under Bias	0	70	°C
Storage Temperature	-65	150	°C
Voltage On Any Pin	-0.3	V _{DD} + 0.3	Volts
Power Dissipation		0.500	Watt
Power Supply Voltage	-0.3	7.0	Volts

NOTE:

Stresses above those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these conditions, or any conditions outside those indicated in the operational sections of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

74

CL-SM330 Optical Disk ENDEC/ECC



12.2 DC Characteristics

Symbol	Parameter	Minimum	Maximum	Units
V _{DD}	Supply High Voltage	4.75	5.25	Volts
V _{IL}	Input Low Voltage	-0.3	0.8	Volts
VIH	Input High Voltage	2.0	V _{CC} + 0.3	Volts
V _{ILs}	Schmitt V _{II}	-0.3	0.7	Volts
V _{IHs}	Schmitt V _{ih}	2.1	V _{CC} + 0.3	Volts
V _{OL}	Output Low Voltage		0.4	Volts @ I _{OL} = 2.0 mA
V _{OH}	Output High Voltage	2.4		Volts @ I _{OH} = -400 uA
IDD	Supply Current		150	mAmps
IL	Input Leakage Current	-10	+10	uAmps
C _{IN}	Input Capacitance		10	pFarads
Cout	Output Capacitance		10	pFarads

12.3 AC Characteristics

NOTE:

All clocks are 60/40 percent duty cycle. Rise and fall times should not exceed 15% of the clock period. All AC timings are specified at 50 pF plus one TTL load.




12.3.1 Microcontroller Interface Timing Parameters

Symbol	Parameter	Min	Max	Units
tA	ALE width	20		ns
tAW	ALE ↓ to WR* ↓ or DS ↑	20		ns
tAR	ALE ↓ to RD* ↓ or DS ↑	10		ns
tW	WR* width	30		ns
tR	RD* width	50		ns
AS	Address valid to ALE ↓	10		ns
AH	ALE ↓ to address invalid	10		ns
cs	CS* ↓ to RD* ↓, WR* ↓ or DS ↑	10		ns
СН	RD* ↑, WR* ↑ or DS ↓ to CS* ↑	10	-	ns
WDS	Write data valid to WR* \uparrow or to DS \downarrow	30		ns
WDH	WR* ↑ or DS ↓ to Write data invalid	10		ns
tDA	RD* ↓ or DS ↑ to Read data valid		35	ns
tDH	RD* ↑ or DS ↓ to Read data invalid	5		ns
tDZ	RD* ↑ or DS ↓ to Read data un-driven		30	ns
tDS	DS width	50		ns
tSRW	R/W* valid to DS ↑	20		ns
HRW	DS ↓ to R/W* invalid	20		ns




77

12.3.1.1 Register Read Operation in Intel Mode




12.3.1.2 Register Read Operation in Motorola Mode






12.3.1.3 Register Write Operation in Intel Mode



12.3.1.4 Register Write Operation in Motorola Mode



CL-SM330 Optical Disk ENDEC/ECC




12.3.2 Device Interface Timing Parameters

Symbol	Parameter	Minimum	Maximum	Units
PLLt	PLLCLK period	20.5		ns
PLL _{t/2}	PLLCLK high/low time	8		ns
RLLDs	RLLIN valid to PLLCLK ↑	10		ns
RLLD _h	PLLCLK ↑ to RLLIN invalid	5		ns
REFt	REF2F period	20.5		ns
REF _{t/2}	REF2F high/low time	8		ns
RLLD _v	REF2F ↑ to RLLOUT valid		25	ns
RAW _{tp}	RAWIN data pulse width	10		ns
RAW _{tr}	RAWIN rise time		5	ns
RAW _{tf}	RAWIN fall time		5	ns



12.3.2.1 Device Interface Timing



CL-SM330 Optical Disk ENDEC/ECC




12.3.3 CL-SM331 Interface Timing Parameters


Symbol	Parameter	Minimum	Maximum	Units
RRt	RRCLK period	41		ns
RR _{t/2}	RRCLK high/low time	16		ns
NRZ _s	NRZ valid to RRCLK ↑	10		ns
NRZ _h	RRCLK ↑ to NRZ invalid	5		ns
NRZ _v	RRCLK ↑ to NRZ valid	5	25	ns
t	SYSCLK period	40		ns
t/2	SYSCLK high/low time	16		ns
VCTR _v	SYSCLK ↑ to VECTOR valid	5	25	ns
VRDYs	VREADY valid to SYSCLK ↑	10		ns
VRDY _h	SYSCLK ↑ to VREADY invalid	5		ns
VERRs	VERROR valid to SYSCLK ↑	10		ns
VERRh	SYSCLK ↑ to VERROR invalid	5		ns
С	CCLK period	40		ns
C/2	CCLK high/low time	16		ns



12.3.3.1 RRCLK/NRZ Timing



12.3.3.2 Corrector/Error Vector Transmission Timing






12.3.4 Mark Detection Timing Parameters

Symbol	Parameter	Minimum	Maximum	Units
SMD _t	SMDET high time	3*RR _t		
IDF _d	Last bit of CRC3 to IDF ↑1	13*RRt	21*RR _t	
IDFt	IDF high time	4*RR _t		


NOTE:

Provided Sector Mark is detected and at least one error-free ID field is read.

12.3.4.1 Sector Mark Detect Timing




12.3.4.2 ID Found Timing






13. TYPICAL APPLICATION



14. ORDERING INFORMATION

Numbering Guide



† Contact CIRRUS LOGIC for up-to-date information on revisions.