

### 16M x 72 One-Bank Registered / Buffered SDRAM Module

#### **Features**

- 168-Pin Registered 8-Byte Dual In-Line Memory Module
- 16Mx72 Synchronous DRAM DIMM
- Performance:

		-75A Reg.	Units
DIMM CAS Latency		4	Units
f <sub>CK</sub>	Clock Frequency	133	MHz
t <sub>CK</sub>	Clock Cycle	7.5	ns
t <sub>AC</sub>	Clock Access Time	5.65	ns

- Intended for 133MHz applications
- Inputs and outputs are LVTTL (3.3V) compatible
- Single 3.3V ± 0.3V Power Supply
- Single Pulsed RAS interface
- · SDRAMs have four internal banks
- Module has one physical bank
- · Fully Synchronous to positive Clock Edge

- Programmable Operation:
  - DIMM CAS Latency:4 (Registered mode)
  - Burst Type: Sequential or Interleave
  - Burst Length: 1, 2, 4, 8, Full-Page
  - Operation: Burst Read and Write or Multiple Burst Read with Single Write
- Data Mask for Byte Read/Write control
- · Auto Refresh (CBR) and Self Refresh
- Automatic and controlled Precharge Commands
- Suspend Mode and Power Down Mode
- 12/10/2 Addressing (Row/Column/Bank)
- 4096 refresh cycles distributed across 64ms
- Card size: 5.25" x 1.5" x 0.157"
- Gold contacts
- SDRAMs in TSOP Type II Package
- Serial Presence Detect with Write protect feature

### **Description**

IBM13M16734JCB is a registered 168-Pin Synchronous DRAM Dual In-Line Memory Module (DIMM) organized as a 16Mx72 high-speed memory array. The DIMM uses nine 16Mx8 SDRAMs in 400 mil TSOP packages. The DIMM achieves high-speed data-transfer rates of 133MHz by employing a prefetch/pipeline hybrid architecture that synchronizes the output data to a system clock.

The DIMM is intended for use in applications operating at 133MHz memory bus speed. All control and address signals are re-driven through registers/buffers to the SDRAM devices. Operating in registered mode (REGE pin tied high), the control/address input signals are latched in the register on one rising clock edge and sent to the SDRAM devices on the following rising clock edge (data access is delayed by one clock).

A phase-lock loop (PLL) on the DIMM is used to redrive the clock signals to the SDRAM devices to minimize system clock loading. (CK0 is connected to the PLL, and CK1, CK2, and CK3 are terminated on the DIMM.) A single clock enable (CKE0) con-

trols all devices on the DIMM, enabling the use of SDRAM power-down modes.


Prior to any access operation, the device  $\overline{\text{CAS}}$  latency and burst type/length/operation type must be programmed into the DIMM by address inputs A0-A9, I/O addresses BA0 and BA1 using the mode register set cycle. The DIMM  $\overline{\text{CAS}}$  latency, when operated in Registered mode, is one clock later than the device  $\overline{\text{CAS}}$  latency due to the address and control signals being clocked to the SDRAM devices.

The DIMM uses serial presence detects implemented via a serial EEPROM using the two-pin IIC protocol. The first 128 bytes of serial PD data are programmed and locked by the DIMM manufacturer. The last 128 bytes are available to the customer and may be write protected by providing a high level to pin 81 on the DIMM. An on-board pull-down resistor keeps this in the write-enable mode.

All IBM 168-pin DIMMs provide a high-performance, flexible 8-byte interface in a 5.25" long space-saving footprint.



#### **Card Outline**



# **Ordering Information**

Part Number	Organization	Clock Cycle (CL, t <sub>RCD</sub> , t <sub>RP</sub> )	CAS Latency	Access Time	Leads	Dimension	Power
IBM13M16734JCB-75AT	16Mx72	7.5ns (333)	3	5.4ns	Gold	5.25" x 1.5" x 0.157"	3.3V



# **Pin Description**

CK0 - CK3	Clock Inputs	DQ0 - DQ63	Data Input/Output
CKE0	Clock Enable	CB0 - CB7	Check Bit Data Input/Output
RAS	Row Address Strobe	DQMB0 - DQMB7	Data Mask
CAS	Column Address Strobe	$V_{DD}$	Power (3.3V)
WE	Write Enable	$V_{SS}$	Ground
\overline{\overline{S}}0, \overline{\overline{S}}2	Chip Selects	NC	No Connect
A0 - A9, A11	Address Inputs	SCL	Serial Presence Detect Clock Input
A10/AP	Address Input/Autoprecharge	SDA	Serial Presence Detect Data Input/Output
BA0, BA1	SDRAM Bank Address Inputs	SA0-2	Serial Presence Detect Address Inputs
WP	SPD Write Protect	REGE	Register Enable


# **Pinout**

Pin#	Front Side	Pin#	Back Side	Pin#	Front Side	Pin#	Back Side	Pin#	Front Side	Pin#	Back Side	Pin#	Front Side	Pin#	Back Side
1	V <sub>SS</sub>	85	V <sub>SS</sub>	22	CB1	106	CB5	43	V <sub>SS</sub>	127	V <sub>SS</sub>	64	V <sub>SS</sub>	148	V <sub>SS</sub>
2	DQ0	86	DQ32	23	$V_{SS}$	107	V <sub>SS</sub>	44	NC	128	CKE0	65	DQ21	149	DQ53
3	DQ1	87	DQ33	24	NC	108	NC	45	<del>S</del> 2	129	NC	66	DQ22	150	DQ54
4	DQ2	88	DQ34	25	NC	109	NC	46	DQMB2	130	DQMB6	67	DQ23	151	DQ55
5	DQ3	89	DQ35	26	$V_{DD}$	110	$V_{DD}$	47	DQMB3	131	DQMB7	68	$V_{SS}$	152	$V_{SS}$
6	$V_{DD}$	90	$V_{DD}$	27	WE	111	CAS	48	NC	132	NC	69	DQ24	153	DQ56
7	DQ4	91	DQ36	28	DQMB0	112	DQMB4	49	$V_{DD}$	133	$V_{DD}$	70	DQ25	154	DQ57
8	DQ5	92	DQ37	29	DQMB1	113	DQMB5	50	NC	134	NC	71	DQ26	155	DQ58
9	DQ6	93	DQ38	30	₹0	114	NC	51	NC	135	NC	72	DQ27	156	DQ59
10	DQ7	94	DQ39	31	NC	115	RAS	52	CB2	136	CB6	73	$V_{DD}$	157	$V_{DD}$
11	DQ8	95	DQ40	32	$V_{SS}$	116	V <sub>SS</sub>	53	CB3	137	CB7	74	DQ28	158	DQ60
12	$V_{SS}$	96	$V_{SS}$	33	A0	117	A1	54	$V_{SS}$	138	$V_{SS}$	75	DQ29	159	DQ61
13	DQ9	97	DQ41	34	A2	118	А3	55	DQ16	139	DQ48	76	DQ30	160	DQ62
14	DQ10	98	DQ42	35	A4	119	A5	56	DQ17	140	DQ49	77	DQ31	161	DQ63
15	DQ11	99	DQ43	36	A6	120	A7	57	DQ18	141	DQ50	78	$V_{SS}$	162	$V_{SS}$
16	DQ12	100	DQ44	37	A8	121	A9	58	DQ19	142	DQ51	79	CK2	163	CK3
17	DQ13	101	DQ45	38	A10/AP	122	BA0	59	$V_{DD}$	143	V <sub>DD</sub>	80	NC	164	NC
18	$V_{DD}$	102	$V_{DD}$	39	BA1	123	A11	60	DQ20	144	DQ52	81	WP	165	SA0
19	DQ14	103	DQ46	40	$V_{DD}$	124	$V_{DD}$	61	NC	145	NC	82	SDA	166	SA1
20	DQ15	104	DQ47	41	$V_{DD}$	125	CK1	62	NC	NC	NC	83	SCL	167	SA2
21	CB0	105	CB4	42	CK0	126	NC	63	NC	147	REGE	84	V <sub>DD</sub>	168	V <sub>DD</sub>

Note: All pin assignments are consistent with all 8-byte unbuffered versions.




### x72 ECC SDRAM DIMM Block Diagram (1 Bank, x8 SDRAMs)





# **Clock Wiring**





# **Input/Output Functional Description**

Symbol	Type	Signal	Polarity	Function
CK0 - CK3	Input	Pulse	Positive Edge	The system clock inputs. All the SDRAM inputs are sampled on the rising edge of their associated clock. CK0 drives the PLL. CK1, CK2, and CK3 are terminated.
CKE0	Input	Level	Active High	Activates the SDRAM CK signal when high and deactivates the CK signal when low. By deactivating the clocks, CKE low initiates the Power Down mode, the Suspend mode, or the Self Refresh mode.
<del>S</del> 0, <del>S</del> 2	Input	Pulse	Active Low	Enables the associated SDRAM command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
$\frac{\overline{RAS},}{CAS,}\overline{WE}$	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, $\overline{CAS}$ , $\overline{RAS}$ , and $\overline{WE}$ define the operation to be executed by the SDRAM.
BA0, 1	Input	Level	_	Selects which SDRAM bank of four is activated.
A0 - A9, A11, A10/AP	Input	Level	_	During a Bank Activate command cycle, A0-A11 defines the row address (RA0-RA11) when sampled at the rising clock edge.  During a Read or Write command cycle, A0-A9 defines the column address (CA0-CA9) when sampled at the rising clock edge. In addition to the column address, AP is used to invoke autoprecharge operation at the end of the burst read or write cycle. If AP is high, autoprecharge is selected and BA0, BA1 defines the bank to be precharged. If AP is low, autoprecharge is disabled.  During a Precharge command cycle, AP is used in conjunction with BA0, BA1 to control which bank(s) to precharge. If AP is high, all banks will be precharged regardless of the state of BA0 or BA1. If AP is low, then BA0 and BA1 are used to define which bank to precharge.
DQ0 - DQ63, CB0 - CB7	Input Output	Level	_	Data and Check Bit Input/Output pins.
DQMB0 - DQMB7	Input	Pulse	Active High	The Data Input/Output masks, associated with one data byte, place the DQ buffers in a high impedance state when sampled high. In Read mode, DQMB has a latency of three clock cycles in Registered mode, and controls the output buffers like an output enable. In Write mode, DQMB has a latency of one clock cycle in Registered mode. In this case, DQMB operates as a byte mask by allowing input data to be written if it is low but blocks the write operation if it is high.
$V_{DD}$ , $V_{SS}$	Supply			Power and ground for the module.
REGE	Input	Level	Active High (Regis- ter Mode Enable)	The Register Enable pin is used to permit the DIMM to operate in Buffered mode (inputs redriven asynchronously) or Registered mode (signals re-driven to SDRAMs when clock rises, and held valid until next rising clock).
SA0 - 2	Input	Level	_	These signals are tied at the system planar to either V <sub>SS</sub> or V <sub>DD</sub> to configure the SPD EEPROM
SDA	Input Output	Level	_	This is a bidirectional pin used to transfer data into or out of the SPD EEPROM. A resistor must be connected from the SDA bus line to $V_{\rm DD}$ to act as a pullup.
SCL	Input	Pulse	_	This signal is used to clock data into and out of the SPD EEPROM. A resistor may be connected from the SCL bus line to $V_{DD}$ to act as a pullup.
WP	Input	Level	Active High	This signal is pulled low on the DIMM to enable data to be written into the last 128 bytes of the SPD EEPROM.
				·



# Serial Presence Detect (Part 1 of 2)

Byte #	Description	SPD Entry Value	Serial PD Data Entry (Hexadecimal)	Notes
0	Number of Serial PD Bytes Written during Production	128	80	
1	Total Number of Bytes in Serial PD device	256	08	
2	Fundamental Memory Type	SDRAM	04	
3	Number of Row Addresses on Assembly	12	0C	
4	Number of Column Addresses on Assembly	10	0A	
5	Number of DIMM Banks	1	01	
6 - 7	Data Width of Assembly	x72	4800	
8	Assembly Voltage Interface Levels	LVTTL	01	
9	SDRAM Device Cycle Time (CL = 3)	7.5ns	75	1, 2
10	SDRAM Device Access Time from Clock at CL=3	5.4ns	54	
11	Assembly Error Detection/Correction Scheme	ECC	02	
12	Assembly Refresh Rate/Type	SR/1X(15.625μs)	80	
13	SDRAM Device Width	x8	08	
14	Error Checking SDRAM Device Width	x8	08	
15	SDRAM Device Attr: Min Clk Delay, Random Col Access	1 Clock	01	
16	SDRAM Device Attributes: Burst Lengths Supported	1, 2, 4, 8, Full Page	8F	
17	SDRAM Device Attributes: Number of Device Banks	4	04	
18	SDRAM Device Attributes: CAS Latency	2, 3	06	
19	SDRAM Device Attributes: CS Latency	0	01	
20	SDRAM Device Attributes: WE Latency	0	01	
21	SDRAM Module Attributes	Registered/Buffered with PLL	IF	
22	SDRAM Device Attributes: General	Write-1/Read Burst, Precharge All, Auto-Precharge	0E	
23	Minimum Clock Cycle at CLX-1 (CL = 2)	15.0ns	F0	1, 2
24	Maximum Data Access Time $(t_{AC})$ from Clock at CLX-1 $(CL = 2)$	9.0ns	90	
25	Minimum Clock Cycle Time at CLX-2 (CL = 1)	N/A	00	
26	Maximum Data Access Time ( $t_{AC}$ ) from Clock at CLX-2 (CL = 1)	N/A	00	
27	Minimum Row Precharge Time (t <sub>RP</sub> ) -260, -360	20.0ns	14	
28	Minimum Row Active to Row Active delay (t <sub>RRD</sub> )	15.0ns	0F	
29	Minimum RAS to CAS delay (t <sub>RCD</sub> )	20.0ns	14	

<sup>1.</sup> In a registered DIMM, data is delayed an additional clock cycle due to the on-DIMM pipeline register (that is, Device CL [clock cycles] + 1 = DIMM CAS latency).

<sup>2.</sup> Minimum application clock cycle time is 7.5ns (133MHz).

<sup>3.</sup> cc = Checksum Data byte, 00-FF (Hex).

<sup>4. &</sup>quot;R" = Alphanumeric revision code, A-Z, 0-9.


<sup>5.</sup> rr = ASCII coded revision code byte "R".

<sup>6.</sup> ww = Binary coded decimal week code, 01-53 (Decimal) → 01-35 (Hex).

<sup>7.</sup> yy = Binary coded decimal year code, 00-99 (Decimal) → 00-63 (Hex).

<sup>8.</sup> ss = Serial number data byte, 00-FF (Hex).

<sup>9.</sup> These values apply to PC100 applications only.





# Serial Presence Detect (Part 2 of 2)

Byte #	Description	SPD Entry Value	Serial PD Data Entry (Hexadecimal)	Notes
30	Minimum RAS Pulse width (t <sub>RAS</sub> )	50.0ns	32	
31	Module Bank Density	128MB	20	
32	Address and Command Setup Time Before Clock	1.5ns	15	
33	Address and Command Hold Time After Clock	0.8ns	8	
34	Data Input Setup Time Before Clock	1.5ns	15	
35	Data Input Hold Time After Clock	0.8ns	8	
36 - 61	Reserved	Undefined	00	
62	SPD Revision	02	02	
63	Checksum for bytes 0 - 62	Checksum Data	СС	3
64 - 71	Manufacturer's JEDEC ID Code	IBM	A400000000000000	
72	Assembly Manufacturing Location	Toronto, Canada	91	
12	Assembly Manufacturing Location	Vimercate, Italy	53	
73 - 90	Assembly Part Number	ASCII '13M16734JC "R" -75AT	31334D31363733344A43 rr2D37354154	4, 5
91 - 92	Assembly Revision Code	"R" plus ASCII blank	rr20	5
93 - 94	Assembly Manufacturing Date	Year/Week Code	yyww	6, 7
95 - 98	Assembly Serial Number	Serial Number	sssssss	8
99 - 125	Reserved	Undefined	Not Specified	
126	Module Supports this Clock Frequency	100MHz	64	9
127	Attributes for clock frequency defined in Byte 126	CLK0, CL=3, ConAP	85	9
128 - 255	Open for Customer Use	Undefined	00	

<sup>1.</sup> In a registered DIMM, data is delayed an additional clock cycle due to the on-DIMM pipeline register (that is, Device CL [clock cycles] + 1 = DIMM CAS latency).

<sup>2.</sup> Minimum application clock cycle time is 7.5ns (133MHz).

<sup>3.</sup> cc = Checksum Data byte, 00-FF (Hex).

<sup>4. &</sup>quot;R" = Alphanumeric revision code, A-Z, 0-9.

<sup>5.</sup> rr = ASCII coded revision code byte "R".

<sup>6.</sup> ww = Binary coded decimal week code, 01-53 (Decimal) → 01-35 (Hex).

<sup>7.</sup> yy = Binary coded decimal year code, 00-99 (Decimal) → 00-63 (Hex).

<sup>8.</sup> ss = Serial number data byte, 00-FF (Hex).

<sup>9.</sup> These values apply to PC100 applications only.



# **Absolute Maximum Ratings**

Symbol	Parameter	Rating	Units	Notes	
$V_{DD}$	Power Supply Voltage		-0.3 to +4.6		
		SDRAM Devices	-1.0 to +4.6		
\ /		Serial PD Device	-0.3 to +6.5		
$V_{IN}$	Input Voltage	Register	0 - V <sub>DD</sub>	V	1
		PLL	0 - V <sub>DD</sub>	V	
V	Output Voltage	SDRAM Devices	-1.0 to +4.6		
V <sub>OUT</sub>	Output Voltage Serial P	Serial PD Device	-0.3 to +6.5		
$T_A$	Operating Temperature (ambient)		0 to +70	°C	1
T <sub>STG</sub>	Storage Temperature		-55 to +125	°C	1
P <sub>D</sub>	Power Dissipation		6.55	W	1, 2
I <sub>OUT</sub>	Short Circuit Output Current	50	mA	1	
F	Operating Fraguency	Min.	66	MHz	
F <sub>0P</sub>	Operating Frequency	Max.	133	IVITZ	

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **Recommended DC Operating Conditions** $(T_A= 0 \text{ to } 70^{\circ}\text{C})$

Symbol	Parameter		Rating		Units	Notes			
Symbol	Faidilletei	Min.	Тур.	Max.	Offics	Notes			
$V_{DD}$	Supply Voltage	3.0	3.3	3.6	V	1			
V <sub>IH</sub>	Input High Voltage	2.0	_	V <sub>DD</sub> + 0.3	V	1			
$V_{IL}$	Input Low Voltage	-0.3	_	0.8	V	1			
All voltage	1. All voltages referenced to V <sub>SS</sub> .								

<sup>2.</sup> Maximum power is calculated assuming the physical bank is in Auto Refresh Mode.






# $\textbf{Capacitance} \,\, (T_{A} \text{= } 25^{\circ}\text{C, f=1MHz, V}_{DD} \text{= } 3.3\text{V} \pm 0.3\text{V})$

Cumbal	Dozomotov	Organization	Units
Symbol	Parameter	x72 Max	Units
C <sub>I1</sub>	Input Capacitance (A0 - A9, A10/AP, A11, BA0, BA1, WE, CAS, RAS, CKE0)	11.5	pF
C <sub>I2</sub>	Input Capacitance (\$\overline{S}0\$, \$\overline{S}2\$)	9	pF
C <sub>I3</sub>	Input Capacitance (DQMB0 - DQMB7)	9.5	pF
C <sub>I4</sub>	Input Capacitance (REGE)	10	pF
C <sub>I5</sub>	Input Capacitance (CK0)	28	pF
C <sub>I6</sub>	Input Capacitance (CK1 - CK3)	24	pF
C <sub>I7</sub>	Input Capacitance (SA0 - SA2, SCL, WP)	9	pF
C <sub>IO1</sub>	Input/Output Capacitance (DQ0 - DQ63, CB0 - CB7)	16	pF
C <sub>IO2</sub>	Input/Output Capacitance (SDA)	11	pF



# **Device DC Output Load Circuit**



# Input/Output Characteristics (T\_A= 0 to +70 $^{\circ}\text{C},\,\text{V}_{DD}\text{=}~3.3\text{V}\pm0.3\text{V})$

Coursells and	Devenue		x <sup>-</sup>	72	l laita	Nista
Symbol	Parame	eter	Min.	Max.	Units	Notes
	Input Leakage Current, any input	Address and Control Inputs	10	10		
I <sub>I(L)</sub>	Not Under Test = 0V	DQ0-63, CB0 - 7	-2	+2	μΑ	
	Output Leakage Current	DQ0-63, CB0 - 7	-2	+2	^	
I <sub>O(L)</sub>	$(D_{OUT}$ is disabled, $0.0V \le V_{OUT} \le 3.6V)$	SDA	-1	+1	μА	
V <sub>OH</sub>	Output Level Output "H" Level Voltage (I <sub>OUT</sub> = -2.0mA)		2.4	V <sub>DD</sub>	.,	4
V <sub>OL</sub>	Output Level		0.0	0.4	V	1



# Operating, Standby, and Refresh Currents ( $T_A$ = 0 to +70°C, $V_{DD}$ = 3.3V $\pm$ 0.3V)

Parameter	Symbol	Test Condition	Speed -75A	Units	Notes
Operating Current 1 bank operation	I <sub>CC1</sub>	t <sub>RC</sub> = t <sub>RC</sub> (min), t <sub>CK</sub> = min Active-Precharge command cycling without burst operation	875	mA	1
Precharge Standby Current in Power	I <sub>CC2P</sub>	$\begin{aligned} \text{CKE0} &\leq \text{V}_{\text{IL}}(\text{max}),  \text{t}_{\text{CK}} = \text{min}, \\ &\overline{\text{CS}} = \text{V}_{\text{IH}}  (\text{min}) \end{aligned}$	119	mA	1
Down Mode	I <sub>CC2PS</sub>	$\begin{aligned} \text{CKE0} &\leq \text{V}_{\text{IL}}  (\text{max}),  \text{t}_{\text{CK}} = \text{Infinity}, \\ &\overline{\text{S0}},  \overline{\text{S2}} = \text{V}_{\text{IH}}  (\text{min}) \end{aligned}$	24	mA	
Precharge Standby Current in Non-	I <sub>CC2N</sub>	$\begin{aligned} \text{CKE0} &\geq \text{V}_{IH} \text{ (min), t}_{CK} = \text{min,} \\ &\overline{\text{S0}},  \overline{\text{S2}} = \text{V}_{IH} \text{ (min)} \end{aligned}$	516	mA	1
Power Down Modé	I <sub>CC2NS</sub>	$\begin{aligned} \text{CKE0} &\geq \text{V}_{IH} \text{ (min), } \text{t}_{CK} = \text{Infinity,} \\ &\overline{\text{S0}},  \overline{\text{S2}} = \text{V}_{IH} \text{ (min)} \end{aligned}$	105	mA	
No Operating Coursest	I <sub>CC3N</sub>	$\begin{aligned} \text{CKE0} &\geq \text{V}_{IH} \text{ (min), t}_{CK} = \text{min,} \\ &\overline{\text{S0}},  \overline{\text{S2}} = \text{V}_{IH} \text{ (min)} \end{aligned}$	626	mA	1
No Operating Current (Active state: 4bank)	I <sub>CC3P</sub>	$CKE0 \le V_{IL}$ (max), $t_{CK} = min$ , $\overline{S}0$ , $\overline{S}2 = V_{IH}$ (min) (Power Down Mode)	201	mA	1
Burst Operating Current (Active state: 4bank)	I <sub>CC4</sub>	$t_{CK} = min,$ Read command cycling	1190	mA	1, 2
Auto (CBR) Refresh Current	I <sub>CC5</sub>	$t_{CK} = min,$ CBR command cycling	1821	mA	1
Self Refresh Current	I <sub>CC6</sub>	CKE0 ≤ 0.2V	33	mA	

<sup>1.</sup> These parameters depend on the cycle rate and are measured with the cycle determined by the minimum value of  $t_{CK}$  and  $t_{RC}$ . Input signals are changed once during  $t_{CK}$ (min) = 7.5ns.


<sup>2.</sup> The specified values are obtained with the DIMM data outputs open.



## **AC Characteristics** ( $T_A$ = 0 to +70°C, $V_{DD}$ = 3.3V $\pm$ 0.3V)

- An initial pause of 200
  μs, with CKE0 held high, is required after power-up. A Precharge All Banks command must be given followed by a minimum of eight Auto (CBR) Refresh cycles before or after the Mode Register Set operation.
- 2. AC timing tests have  $V_{IL} = 0.8V$  and  $V_{IH} = 2.0V$  with the timing referenced to the 1.40V crossover point.
- 3. The Transition time is measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ).
- 4. AC measurements assume t<sub>T</sub>=1.2ns (1 Volt/ns rise).
- 5. In addition to meeting the transition rate specification, the clock and CKE must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner
- 6. A 1 ms stabilization time is required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal.
- 7. All timings are specified at the input receiver of the signal. This allows times to be specified at the end of the transmission line versus at the DIMM connector which may display significant reflections.

## **AC Characteristics Diagram**





#### **Clock and Clock Enable Parameters**

Symbol	Parameter	-75A (Devi t <sub>RCD</sub> , t <sub>RP</sub>	max. ce CL = 3, 3, 3)	Units	Notes
		Min.	Max.		
t <sub>CK4</sub>	Clock Cycle Time, DIMM CAS Latency = 4	7.5	1000	ns	1
t <sub>AC4</sub>	Clock Access Time, DIMM CAS Latency = 4	_	5.65	ns	1, 2
t <sub>CKH</sub>	Clock High Pulse Width	2.5	_	ns	3
t <sub>CKL</sub>	Clock Low Pulse Width	2.5	_	ns	3
t <sub>CES</sub>	Clock Enable Setup Time	1.65	_	ns	1
t <sub>CEH</sub>	Clock Enable Hold Time	0.35	_	ns	1
t <sub>SB</sub>	Power Down Mode Entry Time	0	7.5	ns	
t <sub>T</sub>	Transition Time (Rise and Fall)	0.5	10	ns	

- 1. DIMM  $\overline{\text{CAS}}$  latency = device CL [clock cycles] + 1 for the Register mode.
- 2. Access time is measured at 1.4V. See AC output load circuit.
- 3. t<sub>CKH</sub> is the pulse width of CLK measured from the positive edge to the negative edge referenced to V<sub>IH</sub> (min). t<sub>CKL</sub> is the pulse width of CLK measured from the negative edge to the positive edge referenced to V<sub>IL</sub> (max).

#### **Common Parameters**

Completed	Doromotor	-7:	5A	l laita	Natas	
Symbol	Parameter	Min.	Max.	Units	Notes	
t <sub>CS</sub>	Command Setup Time	1.65		ns	1	
t <sub>CH</sub>	Command Hold Time	0.35		ns	1	
t <sub>AS</sub>	Address and Bank Select Setup Time	1.65		ns	1	
t <sub>AH</sub>	Address and Bank Select Hold Time	0.35		ns	1	
t <sub>RCD</sub>	RAS to CAS Delay	20.0		ns	1	
t <sub>RC</sub>	Bank Cycle Time	67.5		ns	1	
t <sub>RAS</sub>	Active Command Period	50	100000	ns	1	
t <sub>RP</sub>	Precharge Time	20.0		ns	1	
t <sub>RRD</sub>	Bank to Bank Delay Time	15		ns	1	
t <sub>CCD</sub>	CAS to CAS Delay Time (Same Bank)	1		CLK		

<sup>1.</sup> These parameters account for the number of clock cycles and depend on the operating frequency of the clock as follows: the number of clock cycles = specified value of timing/clock period (count fractions as a whole number).



# **Mode Register Set Cycle**

Cumbal	Doromotor	-7:	Linita	
Symbol	Parameter	Min.	Max.	Units
t <sub>RSC</sub>	Mode Register Set Cycle Time	2	_	CLK

# **Refresh Cycle**

Cymphol	Doromotor	-7	5A	Llaita	Notes
Symbol	Parameter	Min.	Max.	Units	
t <sub>REF</sub>	Refresh Period	_	64	ms	1, 2
t <sub>REFI</sub>	Average Refresh Interval Time	_	15.625	μs	
t <sub>REFC</sub>	Row Refresh Cycle Time	75	_	ns	
t <sub>SREX</sub>	Self Refresh Exit Time	10	_	ns	3

<sup>1. 4096</sup> cycles.

# **Read Cycle**

Cymphol	Parameter	-7	5A	Units	Notes
Symbol	Falametei	Min.	Max.	Offics	
t <sub>OH</sub>	Data Out Hold Time	2.45		ns	
$t_{LZ}$	Data Out to Low Impedance Time	0.6		ns	
t <sub>HZ3</sub>	Data Out to High Impedance Time	3.6	6.6	ns	1
t <sub>DQZ</sub>	DQM Data Out Disable Latency	3		CLK	

<sup>1.</sup> Referenced to the time at which the output achieves the open circuit condition, not to output voltage levels.

# **Write Cycle**

Symbol	Parameter	-7:	Units	
Symbol	raidilietei	Min.	Max.	Offics
t <sub>DS</sub>	Data In Setup Time	1.75		ns
t <sub>DH</sub>	Data In Hold Time	1.05		ns
t <sub>DPL</sub>	Data input to Precharge	15		ns
t <sub>DAL3</sub>	Data in to Active Delay (CAS Latency = 3)	5		CLK
t <sub>DQW</sub>	DQM Write Mask Latency	1		CLK

<sup>2.</sup> Any time that the Refresh Period has been exceeded, a minimum of two Auto (CBR) Refresh commands must be given to "wake up" the device.

<sup>3.</sup> Self Refresh exit is asynchronous, requiring 10ns to ensure initiation. Self Refresh exit is complete in 10ns +  $t_{RC}$ .



### **Presence Detect Read and Write Cycle**

Symbol	Parameter	Min.	Max.	Units	Notes
f <sub>SCL</sub>	SCL Clock Frequency		100	kHz	
T <sub>I</sub>	Noise Suppression Time Constant at SCL, SDA Inputs		100	ns	
t <sub>AA</sub>	SCL Low to SDA Data Out Valid	0.3	3.5	μs	
t <sub>BUF</sub>	Time the Bus Must Be Free before a New Transmission Can Start	4.7		μs	
t <sub>HD:STA</sub>	Start Condition Hold Time	4.0		μs	
$t_{LOW}$	Clock Low Period	4.7		μs	
t <sub>HIGH</sub>	Clock High Period	4.0		μs	
t <sub>SU:STA</sub>	Start Condition Setup Time (for a Repeated Start Condition)	4.7		μs	
t <sub>HD:DAT</sub>	Data In Hold Time	0		μs	
t <sub>SU:DAT</sub>	Data In Setup Time	250		ns	
t <sub>r</sub>	SDA and SCL Rise Time		1	μs	
t <sub>f</sub>	SDA and SCL Fall Time		300	ns	
t <sub>SU:STO</sub>	Stop Condition Setup Time	4.7		μs	
t <sub>DH</sub>	Data Out Hold Time	300		ns	
t <sub>WR</sub>	Write Cycle Time		15	ms	1


The write cycle time (t<sub>WR</sub>) is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle. During the write cycle, the bus interface circuits are disabled, SDA is allowed to remain high per the bus-level pull-up resistor, and the device does not respond to its slave address.

# Wiring and Topology

This section contains the information needed to understand the timing relationships presented in AC Characteristics. Each timing parameter is measured at the first receiving device (SDRAM DQ pin for input data, register input pin for address and control, and PLL CLK input pin for clock). This section will enable the user to understand the pin numbers on the DIMM, the net structures, and the loading associated with these devices. For detailed timing analysis, contact the IBM Marketing Representative for simulation models. Modeling is strongly recommended to determine delay adders of the entire net structure.



# Pin Assignments for the 128Mb SDRAM Planar Component (Top View)






The table below describes the DQ wiring information for each SDRAM on the DIMM. Note that the DQ wiring is different from that described in the Block Diagram on page 4; the DQs are scrambled within the same device for wiring optimization.

### **Data Wiring Cross Reference**

DQ SDRAM	DQ SDRAM Pin Num-	Device position to DIMM Tab Data I/O <sup>1</sup>								
Designator	ber	D0	D1	D2	D3	D4	D5	D6	D7	D8
DQ0	2	7	15	CB1	23	31	32	40	48	56
DQ1	5	6	14	CB5	22	30	33	41	49	57
DQ2	8	5	13	CB0	21	29	34	42	50	58
DQ3	11	4	12	CB4	20	28	35	43	51	59
DQ4	44	3	11	CB7	19	27	36	44	52	60
DQ5	47	2	10	CB3	18	26	37	45	53	61
DQ6	50	1	9	CB6	17	25	38	46	54	62
DQ7	53	0	8	CB2	16	24	39	47	55	63

<sup>1.</sup> These numbers can be associated with the corresponding DIMM tab pin by referencing the DIMM connector pinout on page 3 of this specification. Example: DQ14 at the DIMM tab (pin 19) is wired to SDRAM device position D1, pin 5.

### **Data Topology**



Note: Transmission lines ("TL") are represented as cylinders and labeled with length designators. These are the only lines which represent physical trace segments.

For more detailed topology information please refer to the current PC133 SDRAM Registered DIMM specification.


TI	TL0		_1	Total		Unit
Min	Max	Min	Max	Min	Max	Offic
0.134	0.312	0.787	1.018	0.838	1.285	in.

The table below describes the input wiring for each clock on the DIMM.

### **Clock Input Wiring**

CK0	CK1	CK2	CK3
PLL CLK Input Pin 24	Termination RC	Termination RC	Termination RC

# **Clock Topology**






The table below describes the address and control information for each signal on the DIMM. Note that several signals are double loaded at the input of the register.

### **Register Input Wiring**

Register Pin number	Register 1 Signal	Register 2 Signal
30	CLK	CLK
31	WE	BA0
33	CAS	A10
34	DQMB0	A11
36	DQMB4	BA1
37	DQMB1	NC
38	DQMB5	CKE0
40	<u>\$</u> 0	<u>\$</u> 2
41	RAS	DQMB6
42	A0	DQMB2
43	A1	DQMB7
44	A2	DQMB3
45	A3	NC
47	A4	NC
48	A5	NC
49	A6	NC
51	A7	NC
52	A9	NC
54	A8	NC

# **Address/Control Signal Topology**



Note: Each Signal has two register input loads with the exception of DQMBs and Chip Selects (\$0 and \$2) which have one. For more detailed topology information please refer to the current PC133 SDRAM Registered DIMM specification.


#### **Functional Description and Timing Diagrams**

Refer to the IBM 128Mb Synchronous DRAM data sheet (Document 33L8019.) for the functional description and timing diagrams for buffered-mode operation.

Refer to the IBM Application Notes *Serial Presence Detect on Memory DIMMs* and *SDRAM Presence Detect Definitions* for the Serial Presence Detect functional description and timings.



## **Layout Drawing**









# **Revision Log**

Rev	Contents of Modification
4/00	Initial release



© Copyright International Business Machines Corporation 1999, 2000

All Rights Reserved
Printed in the United States of America April 2000

The following are trademarks of International Business Machines Corporation in the United States, or other countries, or both.

IBM IBM Logo

Other company, product and service names may be trademarks or service marks of others.

All information contained in this document is subject to change without notice. The products described in this document are NOT intended for use in implantation or other life support applications where malfunction may result in injury or death to persons. The information contained in this document does not affect or change IBM product specifications or warranties. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. All information contained in this document was obtained in specific environments, and is presented as an illustration. The results obtained in other operating environments may vary.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN "AS IS" BASIS. In no event will IBM be liable for damages arising directly or indirectly from any use of the information contained in this document.

IBM Microelectronics Division 1580 Route 52, Bldg. 504 Hopewell Junction, NY 12533-6351

The IBM home page can be found at http://www.ibm.com

The IBM Microelectronics Division home page can be found at http://www.chips.ibm.com

06K7739.H03380 4/00