FEATURES

- □ 8K x 8 CMOS Static RAM with 8-bit Tag Comparison Logic
- ☐ High Speed Address-to-MATCH 12 ns maximum
- ☐ High Speed Flash Clear
- ☐ High Speed Read Access Time — 12 ns maximum
- □ Low Power Operation Active: 300 mW typical at 35 ns Standby: 500 µW typical
- ☐ Data Retention at 2 V for Battery Backup Operation
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Plug Compatible with IDT7174, IDT71B74, MK48H74
- ☐ Package Styles Available:
 - 28-pin Plastic DIP
 - 28-pin Ceramic DIP
 - 28-pin Plastic SOJ
 - 32-pin Ceramic LCC

DESCRIPTION

The L7C174 is a high-performance, low power CMOS static RAM optimized for use as the address tag comparator in high speed cache memory systems. One L7C174 can be used to map 8K cache lines into a 1 megabyte address space by comparing 20 address bits organized as 13-line address bits and 7-page address bits.

The storage circuitry is organized as 8192 words by 8 bits per word and includes an 8-bit data comparator with MATCH output. The 8-bit data is input/output on shared I/O pins and comparison is performed between 8-bit incoming data and accessed memory locations. Also provided is a high speed CLEAR control which clears all memory locations to zero when activated. This allows all address tag bits to be cleased when powering on or when flushing the cache

1

This device is available in five speed grades with maximum address-to-MATCH times of 12 ns to 35 ns.

Operation is from a single +5 V power supply with power consumption only being 300 mW (typical) at 35 ns.

Dissipation drops to 500 pW (typical) when the memory is deselected (Enable is high).


The K7C174 constants only 30 µW (typical) at 3 V allowing effective battery backup operation. For minimal power consumption, data may be retained in inactive storage with a supply voltage as low as 2 V.

The L7@174 provides fully asynchronous (wiclocked) operation with matching access and cycle times. An active low Chip Enable and Output Enable along with a three state I/O bus simplify the connection of several chips for increased storage capacity. Wide tag addresses are easily accommodated by paralleling devices and Wire-ORing the MATCH outputs. A low on the MATCH output indicates a data mismatch.

Memory locations are specified on address pins A₀ through A₁₂ with functions defined in the Truth Table.

During CLEAR, the state of the I/O pins remain completely defined by the WE, CE, and OE control inputs. Data In has the same polarity as Data Out.

Latchup and static discharge protection are provided on-chip. The L7C174 can withstand an injection current of up to 200 mA on any pin without damage.





8K x 8 Cache-Tag Static RAM

TRL	Truth Table									
WE	CE	ŌĒ	CLEAR	MATCH	I/O	FUNCTION				
Х	Х	Х	L	Н	_	Reset all bits to low				
×	Н	х	Н	Н	High-Z	Deselect chip				
Н	L	Н	Н	L	DIN	No MATCH				
Н	L	Н	Н	Н	DIN	MATCH				
Н	L	L	Н	Н	D оит	Read				
L	L	Х	Н	Н	DIN	Write				

X =	Don't	Care;	L =	Vii:	H = 1	/ ıн
/\ -	00111	ou.c,		w 1L,		,

Maximum Ratings Above which useful life may be impaired	(Notes 1, 2)
Storage temperature	-65°C to +150°C
Operating ambient temperature	–55°C to +125°C
V cc supply voltage with	
respect to ground	-0.5 V to +7.0 V
Input signal with respect to ground	-3.0 V to +7.0 V
Signal applied to high	
impedance output	-3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	> 200 mA

ERATING CONDITIONS To meet spec	ified electrical and switching characteris	stics
Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation, Commercial	0°C to +70°C	/4.5 V ≤ V cc ≤ 5.5 V
Active Operation, Industrial	–40°C to +85°C	4.5 V ≥ V cc ≤ 5.5 V
Active Operation, Military	–55°C to +125°C	4.5 V≥ V òç ≤ 5.5 V
Data Retention, Commercial	0°C to +70°C	2.0 ∀ ≎ç <u>≥</u> 5.5 V
Data Retention, Industrial	-40°C to +85°C/	/∕_}2.0 ∨ ≤ V cc ₹5.5 V
Data Retention, Military	–55°C to +125°€	2.0 V ≤ V cc ≤ 5.5 V

Elem	IICAL CHARACTERISTICS Ove	er Operating Conditions (Note 5)		L7C174				
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit		
V OH	Output High Voltage (Note 11)	VCC = 4.5 V, IOH = -4.0 mA (all except MATCH pin)	2.4			٧		
V OL	Output Low Voltage (Note 11)	IOL = 80 mA (all except MATCH pin)			0.4	٧		
		LOL ⇒18.0 mA (MATCH sin)			0.4	٧		
V IH	Input High Voltage		2.2		V CC +0.3	V		
V IL	Input Low Voltage	(Note 3)	-3.0		0.8	٧		
lix	Input Leakage Current	Ground ≤ VIN ≤ Vcc	-10		+10	μΑ		
loz	Output Leakage Current	Ground ≤ V O∪T ≤ V CC, OE = V CC (except MATCH pin)	-10		+10	μΑ		
Іссз	Vcc Current, CMOS Standby	(Note 8)		100	500	μΑ		
ICC4	Vcc Current, Data Retention	V CC = 3.0 V (Notes 9, 10)		10	200	μΑ		
CIN	Input Capacitance	Ambient Temp = 25°C, Vcc = 5.0 V			5	рF		
COUT	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7	рF		


			L7C174-					
Symbol	Parameter	Test Condition	35	25	20	15	12	Unit
ICC1	Vcc Current, Active	(Note 6)	90	115	140	165	195	mA




8K x 8 Cache-Tag Static RAM

SWITCHING CHARACTERISTICS Over Operating Range

MATC	H AND CLEAR CYCLE Notes 5, 11, 12, 22, 23, 24 (r	s)				1.70	174–				
		35		2:	5	2		1	5	1:	2
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
t avav	MATCH Cycle Time	35		25		20		15		12	
t avmv	Address Valid to MATCH Valid		30		22		20		15		12
t AXMX	Address Change to MATCH Change	3		3		3		3		3	
tCLMV	Chip Enable Low to MATCH Valid		20		15		,10		18		8
tchmh	Chip Enable High to MATCH High	3		3		3		3 _/		3	
t OLMH	Output Enable Low to MATCH High	3		3		3		3 /	jan.	[3]	>
twlmh	Write Enable Low to MATCH High	3		3		/3	1	3		/s	
t CLMH	CLEAR Low to MATCH High	0	25	0 /	2,91	, Ol	15	0	Y2//	0	10
tovmv	Data Valid to MATCH Valid		20		15		15		Y 3		10
t DXMX	Data Change to MATCH Change	0	James and State of the State of	0		0		0		0	
tclcl	CLEAR Cycle Time	65		55	\triangle	45		35		30	
t CLCH	CLEAR Pulse Width	20 <		1,5		15		12		12	
tclix	CLEAR Low to Inputs Don't Care	0		9/		6		0		0	
t CLIR	CLEAR Low to Inputs Recognized		70		60		50		50		45








8K x 8 Cache-Tag Static RAM

SWITCHING CHARACTERISTICS Over Operating Range

READ (CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)										
						L7C	174–				
		3	5	2	5	2	0	15		1:	2
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
t avav	Read Cycle Time	35		25		20		15		12	
t avqv	Address Valid to Output Valid (Notes 13, 14)		35		25		20		15		12
t axqx	Address Change to Output Change	3		3		3		3.		3	
t CLQV	Chip Enable Low to Output Valid (Notes 13, 15)		15		12		,10		_8_		8
t CLQZ	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3		3		3	
t CHQZ	Chip Enable High to Output High Z (Notes 20, 21)		15		10		8		8		> 5
t olqv	Output Enable Low to Output Valid		15		1,2		10		8		6
t olqz	Output Enable Low to Output Low Z (Notes 20, 21)	0		0 /		B		0		0	
t ohqz	Output Enable High to Output High Z (Notes 20, 21)		12		10		8		5		5
t CHVL	Chip Enable High to Data Retention (Note 10)	0	ALE A SECONDARY	10		0		0		0	









8K x 8 Cache-Tag Static RAM

SWITCHING CHARACTERISTICS Over Operating Range

WRITE	CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)											
		L7C174-										
		3	5	2	5	2	0	1	15	1:	2	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
t avav	Write Cycle Time	25		20		20		15		12		
tclew	Chip Enable Low to End of Write Cycle	25		15		15		1,2		10		
t avbw	Address Valid to Beginning of Write Cycle	0		0		0		Q.		0		
t avew	Address Valid to End of Write Cycle	25		15		15		12		10		
t EWAX	End of Write Cycle to Address Change	0		0		0 1		0 /	A STATE OF THE STA	0		
twlew	Write Enable Low to End of Write Cycle	20		15		15		12/	a de la companya de	16)	>	
tovew	Data Valid to End of Write Cycle	15		10		10	1	7	adente)0) 8		
t EWDX	End of Write Cycle to Data Change	0		0		18		0		0		
t whqz	Write Enable High to Output Low Z (Notes 20, 21)	0		\alpha\	A. C.	B		0		0		
t wLQZ	Write Enable Low to Output High Z (Notes 20, 21)		10,//		7	\ \ \	14		5		4	





5

8K x 8 Cache-Tag Static RAM

NOTES

- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at –0.6 V. A current in excess of 100 mA is required to reach –2.0 V. The device can withstand indefinite operation with inputs as low as –3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Duration of the output short circuit should not exceed 30 seconds.
- 5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{CE} \leq V_{IL}$, $\overline{WE} \leq V_{IL}$. Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., CE ≥ VIH.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., CE = VCC. Input levels are within 0.2 V of VCC or CND.
- 9. Data refertion operation requires that VCC never drop below 2.0 V. CE must be ≥ VCC 0.2 V. All other inputs must meet VIN ≥ VCC 0.2 V or VIN ≤ 0.2 V to ensure full powerdown. For low rower version (if applicable), this requirement applies only to CE and WE; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.
- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IoL and


- IOH plus 30 pF (Figs. 1a and 1c), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tavew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. $\overline{\text{WE}}$ is high for the read cycle.
- 14. The chip is continuously selected ($\overline{\text{CE}}_{*}$ low).
- 15. All address lines are valid prior to or coincident-with the \overline{CE} transition to active.
- 16. The internal write cycle of the memory is defined by the overlap of \overline{CE} active and \overline{WE} low. All three signals must be active to initiate a write. Any signal can terminate write by going inactive. The address, day, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- 17. If WE goes low before ar concurrent with the latter of CE going active, the output remains in a high impedance state.
- 18. If CE soes inactive before or concurrent with Wk going high, the output remains in whigh impedance state.
- 19. Powerup from JGC2 to ICC1 occurs as a result of any of the following conditions:
- a. Falling èdèe of CE.
- b. Falling edge of WE (CE active).
 - Transition on any address line (\overline{CE} active).
- d. Transition on any data line (\overline{CE} , and \overline{WE} active).


The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.


- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ± 200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.


6

- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. $\overline{\text{CE}}$ or $\overline{\text{WE}}$ must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VC and ground planes directly up to the contactor fingers. A 201 µF high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.












8K x 8 Cache-Tag Static RAM





8K x 8 Cache-Tag Static RAM

