

N-Channel Power MOSFET

70A, 60V, 0.014Ω

GENERAL DESCRIPTION

This N-Channel MOSFET is used an advanced termination scheme to provide enhanced voltage-blocking capability without degrading performance over time. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance. This device is well suited for high efficiency switched mode power supplies, active power factor correction, electronic lamp ballasts based half bridge topology.

FEATURES

- Avalanche energy specified
- Gate Charge (Typical 70nC)
- High Ruggedness

ABSOLUTE MAXIMUM RATINGS ($T_c = 25^\circ\text{C}$, unless otherwise noted)


| Symbol | Parameter | Value | Units |
|-----------|--|--------------|---------------------|
| V_{DSS} | Drain- Source Voltage | 60 | V |
| V_{GSS} | Gate-Source Voltage | ± 25 | V |
| I_D | Drain Current | 70 | A |
| I_{DM} | Drain Current Pulsed | 280 | A |
| P_D | Power Dissipation (Note 2) | 158 | W |
| | Derating Factor above 25°C | 1.05 | W/ $^\circ\text{C}$ |
| E_{AS} | Single Pulsed Avalanche Energy (Note 1) | 800 | mJ |
| dv/dt | Peak Diode Recovery dv/dt (Note 3) | 7.0 | V/ns |
| T_J | Operating Junction Temperature | 150 | $^\circ\text{C}$ |
| T_{stg} | Storage Temperature Range | - 55 to +150 | $^\circ\text{C}$ |

Notes:

1. $L=250\mu\text{H}$, $I_{AS}=70\text{A}$, $V_{DD}=25\text{V}$, $R_G=0\Omega$, Starting $T_J=25^\circ\text{C}$.
2. Repetitive Rating: Pulse width limited by maximum junction temperature.
3. $I_{SD} \leq 70\text{A}$, $di/dt \leq 300\text{A}/\mu\text{s}$, $V_{DD} \leq BV_{DSS}$, Starting $T_J=25^\circ\text{C}$.



THERMAL CHARACTERISTICS

| Symbol | Parameter | Value | Unit |
|-----------------|---|-------|---------------------------|
| $R_{\theta JC}$ | Thermal Resistance, Junction-to-Case | 0.95 | $^\circ\text{C}/\text{W}$ |
| $R_{\theta JA}$ | Thermal Resistance, Junction-to-Ambient | 62.5 | $^\circ\text{C}/\text{W}$ |



TO-220AB

DEVICE MARKING DIAGRAM



ELECTRICAL CHARACTERISTICS
Off Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|--------------------------|------------------------------------|---|------|------|------|---------------|
| BV_{DSS} | Drain-Source Breakdown Voltage | $V_{\text{GS}} = 0\text{V}$, $I_D = 250\mu\text{A}$ | 60 | -- | -- | V |
| I_{DSS} | Zero Gate Voltage Drain Current | $V_{\text{DS}} = 60\text{V}$, $V_{\text{GS}} = 0\text{V}$ | -- | -- | 1 | μA |
| I_{GSSF} | Gate-Body Leakage Current, Forward | $V_{\text{GS}} = 25\text{V}$, $V_{\text{DS}} = 0\text{V}$ | -- | -- | 100 | nA |
| I_{GSSR} | Gate-Body Leakage Current, Reverse | $V_{\text{GS}} = -25\text{V}$, $V_{\text{DS}} = 0\text{V}$ | -- | -- | -100 | nA |

On Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|---------------------|------------------------|--|------|------|-------|----------|
| $V_{\text{GS(th)}}$ | Gate Threshold Voltage | $V_{\text{DS}} = V_{\text{GS}}$, $I_D = 250\mu\text{A}$ | 2.0 | -- | 4.0 | V |
| $R_{\text{DS(ON)}}$ | On-Resistance | $V_{\text{GS}} = 10\text{V}$, $I_D = 35\text{A}$ | -- | -- | 0.014 | Ω |

Dynamic Characteristics

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|------------------|------------------------------|---|------|------|------|------|
| C_{iss} | Input Capacitance | $V_{\text{DS}} = 25\text{V}$, $V_{\text{GS}} = 0\text{V}$, $f = 1.0\text{MHz}$ | -- | 2350 | 3050 | pF |
| C_{oss} | Output Capacitance | | -- | 690 | 890 | pF |
| C_{rss} | Reverse Transfer Capacitance | | -- | 160 | 200 | pF |

Switching Characteristics

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|--------------|---------------------|---|------|------|------|------|
| $t_{d(on)}$ | Turn-On Delay Time | $V_{\text{DD}} = 30\text{V}$, $I_D = 35\text{A}$, $R_G = 50\Omega$ (Note 4 & 5) | -- | 30 | 70 | nS |
| t_r | Turn-On Rise Time | | -- | 60 | 130 | nS |
| $t_{d(off)}$ | Turn-Off Delay Time | | -- | 125 | 260 | nS |
| t_f | Turn-Off Fall Time | | -- | 95 | 200 | nS |
| Q_g | Total Gate Charge | $V_{\text{DS}} = 48\text{V}$, $I_D = 70\text{A}$, $V_{\text{GS}} = 10\text{V}$ (Note 4 & 5) | -- | 70 | 90 | nC |
| Q_{gs} | Gate-Source Charge | | -- | 18 | -- | nC |
| Q_{gd} | Gate-Drain Charge | | -- | 24 | -- | nC |

Drain-Source Diode Characteristics and Maximum Ratings

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|-----------------|------------------------------------|---|------|------|------|---------------|
| I_S | Continuous Drain-Source Current | Integral Reverse p-n Junction Diode in the MOSFET | -- | -- | 70 | A |
| I_{SM} | Pulsed Drain-Source Current | | -- | -- | 280 | A |
| V_{SD} | Drain-Source Diode Forward Voltage | $V_{\text{GS}} = 0\text{V}$, $I_S = 70\text{A}$ | -- | -- | 1.5 | V |
| T_{rr} | Reverse Recovery Time | $V_{\text{GS}} = 0\text{V}$, $I_S = 70\text{A}$, $dI_F / dt = 100\text{A}/\mu\text{s}$ (Note 4) | -- | 62 | -- | nS |
| Q_{rr} | Reverse Recovery Charge | | -- | 110 | -- | μC |

Notes:

4. Pulse Test: Pulse width < 300us, Duty cycle ≤ 2%.
5. Basically not affected by working temperature.







TYPICAL CHARACTERISTICS
Fig 1. On-State Characteristics

Fig 3. On Resistance Variation vs. Drain Current and Gate Voltage

Fig 5. Capacitance Characteristics

Fig 2. Transfer Characteristics

Fig 4. On State Current vs. Allowable Case Temperature

Fig 6. Gate Charge Characteristics


Fig 7. Breakdown Voltage Variation vs. Junction Temperature




Fig 8. On-Resistance Variation vs. Junction Temperature




Fig 9. Maximum Safe Operating Area




Fig 10. Maximum Drain Current vs. Case Temperature




Fig 11. Transient Thermal Response Curve









Fig. 12. Gate Charge Test Circuit & Waveforms

Fig 13. Switching Time Test Circuit & Waveforms

Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms


Fig. 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms



TO220AB PACKAGE OUTLINE




DISCLAIMER NOTICE

NOTICE

The information presented in this document is for reference only. Tak Cheong reserves the right to make changes without notice for the specification of the products displayed herein.

The product listed herein is designed to be used with ordinary electronic equipment or devices, and not designed to be used with equipment or devices which require high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices). Tak Cheong Semiconductor Co., Ltd., or anyone on its behalf, assumes no responsibility or liability for any damages resulting from such improper use of sale.

This publication supersedes & replaces all information previously supplied. For additional information, please visit our website <http://www.takcheong.com>, or consult your nearest Tak Cheong's sales office for further assistance.