

## Section 22 Electrical Specifications

### 22.1 Absolute Maximum Ratings

Table 22-1 lists the absolute maximum ratings.

**Table 22-1 Absolute Maximum Ratings**

Item	Symbol	Rating	Unit
Supply voltage	$V_{cc}$	–0.3 to +7.0	V
I/O buffer supply voltage	$V_{ccB}$	–0.3 to +7.0	V
Flash memory programming voltage	$FV_{pp}$	–0.3 to +13.0	V
Programming voltage	$V_{pp}$	–0.3 to +13.5	V
Input voltage	Pins other than Ports 7, MD <sub>1</sub> , P8 <sub>6,7</sub> , P9 <sub>7</sub> , PA <sub>7</sub> to PA <sub>4</sub>	$V_{in}$ –0.3 to $V_{cc} + 0.3$	V
	P8 <sub>6</sub> , P9 <sub>7</sub> , PA <sub>7</sub> to PA <sub>4</sub>	$V_{in}$ –0.3 to $V_{ccB} + 0.3$	V
Port 7	$V_{in}$	–0.3 to $AV_{cc} + 0.3$	V
MD <sub>1</sub>	$V_{in}$	F-ZTAT version: –0.3 to +13.0 Other versions: –0.3 to $V_{cc} + 0.3$	V
Reference supply voltage	$AV_{ref}$	–0.3 to $AV_{cc} + 0.3$	V
Analog supply voltage	$AV_{cc}$	–0.3 to +7.0	V
Analog input voltage	$V_{an}$	–0.3 to $AV_{cc} + 0.3$	V
Operating temperature	$T_{opr}$	Regular specifications: –20 to +75 Wide-range specifications: –40 to +85	°C
Storage temperature	$T_{stg}$	–55 to +125	°C

Caution: Exceeding the absolute maximum ratings shown in table 22-1 can permanently destroy the chip.\*

Note: \*  $FV_{pp}$  must not exceed 13 V and  $V_{pp}$  must not exceed 13.5 V, including allowances for peak overshoot. For the F-ZTAT version, MD<sub>1</sub> must not exceed 13 V, including an allowance for peak overshoot.

## 22.2 Electrical Characteristics

### 22.2.1 DC Characteristics

Table 22-2 lists the DC characteristics of the 5-V version. Table 22-3 lists the DC characteristics of 4-V version. Table 22-4 lists the DC characteristics of the 3 V version. Table 22-5 gives the allowable current output values of the 5-V and 4-V versions. Table 22-6 gives the allowable current output values of the 3-V version. Bus drive characteristics common to 5-V, 4-V and 3-V versions are listed in table 22-7.

**Table 22-2 DC Characteristics (5-V Version)**

Conditions:  $V_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $V_{ccB} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{cc} = 5.0 \text{ V} \pm 10\%^{*1}$ ,  $AV_{ref} = 4.5 \text{ V}$  to  $AV_{cc}$ ,  $V_{ss} = AV_{ss} = 0 \text{ V}$ ,  $T_a = -20^\circ\text{C}$  to  $+75^\circ\text{C}$  (regular specifications),  $T_a = -40^\circ\text{C}$  to  $+85^\circ\text{C}$  (wide-range specifications)

Item		Symbol	Min	Typ	Max	Unit	Test Conditions
Schmitt trigger input voltage	P6, to P6 <sub>o</sub> <sup>*4</sup> , KEYIN <sub>5</sub> to KEYIN <sub>8</sub> , $\overline{IRQ}_2$ to $\overline{IRQ}_0$ <sup>*5</sup> , $\overline{IRQ}_7$ to $\overline{IRQ}_3$	(1) <sup>*7</sup> $V_T^-$	1.0	—	—	V	
Input high voltage	RES, STBY, MD <sub>1</sub> , MD <sub>0</sub> , EXTAL, NMI	(2) $V_{IH}$	$V_{cc} - 0.7$	—	$CCB \times 0.7$ $V_{cc} \times 0.7$ $V_{ccB} \times 0.7$	V	
	$\overline{P7}_7$ to $\overline{P7}_0$ <sup>*7</sup>	$V_T^+ - V_T^-$	0.4	—CCB	—		
	SCL, SDA						
	$\overline{P7}_7$ to $\overline{P7}_0$		$V_{cc} \times 0.7$	—	$V_{cc} + 0.3$		
	All input pins other than (1) and (2) above <sup>*7</sup>		2.0	—	$AV_{cc} + 0.3$		
Input low voltage	RES, STBY, MD <sub>1</sub> , MD <sub>0</sub>	(3) $V_{IL}$	-0.3	—	0.5	V	
	$\overline{PA}_7$ to $\overline{PA}_0$ , SCL, SDA		-0.3	—	1.0		
	All input pins other than (1) and (3) above		-0.3	—	0.8		
Output high voltage	All output pins (except RESO) <sup>*6,*7</sup>	$V_{OH}$	$V_{cc} - 0.5$ $V_{ccB} - 0.5$	—	—	V	$I_{OH} = -200 \mu\text{A}$
voltage			3.5	—	—		$I_{OH} = -1.0 \text{ mA}$

**Table 22-2 DC Characteristics (5-V Version) (cont)**

Conditions:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{CC}B = 5.0 \text{ V} \pm 10\%$ ,  $AV_{CC} = 5.0 \text{ V} \pm 10\%^{*1}$ ,  $AV_{ref} = 4.5 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $T_a = -20^\circ\text{C}$  to  $+75^\circ\text{C}$  (regular specifications),  $T_a = -40^\circ\text{C}$  to  $+85^\circ\text{C}$  (wide-range specifications)

Item	Symbol	Min	Typ	Max	Unit	Test Conditions	
Output low voltage voltage	All output pins (except $V_{OL}$ RESO) <sup>6</sup>	—	—	0.4	V	$I_{OL} = 1.6 \text{ mA}$	
	P1 <sub>7</sub> to P1 <sub>0</sub>	—	—	1.0		$I_{OL} = 10.0 \text{ mA}$	
	P2 <sub>7</sub> to P2 <sub>0</sub>	—	—	0.4		$I_{OL} = 2.6 \text{ mA}$	
	RESO	—	—	0.4			
Input Leakage current	RES, STBY	$I_{in}$	—	10.0	$\mu\text{A}$	$V_{in} = 0.5 \text{ V}$ to $V_{CC} - 0.5 \text{ V}$ ,	
	NMI, MD <sub>1</sub> , MD <sub>0</sub>	—	—	1.0			
	P7 <sub>7</sub> to P7 <sub>0</sub>	—	—	1.0		$V_{in} = 0.5 \text{ V}$ to $AV_{CC} - 0.5 \text{ V}$	
Leakage current in three-state (off state)	Ports 1 to 6, 8, 9, A, B, RESO <sup>7</sup>	$I_{TSI}$	—	1.0	$\mu\text{A}$	$V_{in} = 0.5 \text{ V}$ to $V_{CC} - 0.5 \text{ V}$ $V_{in} = 0.5 \text{ V}$ to $V_{CC}B - 0.5 \text{ V}$	
Input current pull-up MOS current	Ports 1 to 3	- $I_P$	30	—	250	$\mu\text{A}$	$V_{in} = 0 \text{ V}$
	Ports 6, A, B	—	60	—	500		
Input capacitance	STBY (F-ZTAT (4) version)	$C_{in}$	—	—	120	pF	$V_{in} = 0 \text{ V}$ , $f = 1 \text{ MHz}$ , $T_a = 25^\circ\text{C}$
	RES, STBY (except F-ZTAT version)	—	—	60			
	NMI, MD <sub>1</sub>	—	—	50			
	PA <sub>7</sub> to PA <sub>4</sub> , P9 <sub>7</sub> , P8 <sub>6</sub>	—	—	20			
	All input pins other than (4)	—	—	15			
Current Dissipation <sup>2</sup>	Normal operation	$I_{CC}$	—	27	45	mA	$f = 12 \text{ MHz}$
		—	36	60			$f = 16 \text{ MHz}$
	Sleep mode	—	18	30			$f = 12 \text{ MHz}$
		—	24	40			$f = 16 \text{ MHz}$
	Standby modes <sup>3</sup>	—	0.01	5.0	$\mu\text{A}$	$T_a \leq 50^\circ\text{C}$	
		—	—	20.0		$50^\circ\text{C} < T_a$	

**Table 22-2 DC Characteristics (5-V Version) (cont)**

Conditions:  $V_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $V_{cc}B = 5.0 \text{ V} \pm 10\%$ ,  $AV_{cc} = 5.0 \text{ V} \pm 10\%^{*1}$ ,  $AV_{ref} = 4.5 \text{ V}$  to  $AV_{cc}$ ,  $V_{ss} = AV_{ss} = 0 \text{ V}$ ,  $T_a = -20^\circ\text{C}$  to  $+75^\circ\text{C}$  (regular specifications),  $T_a = -40^\circ\text{C}$  to  $+85^\circ\text{C}$  (wide-range specifications)

Item		Symbol	Min	Typ	Max	Unit	Test Conditions
Analog supply current	During A/D conversion	$AI_{cc}$	—	1.2	2.0	mA	
	During A/D and D/A conversion		—	1.2	2.0		
	A/D and D/A conversion idle		—	0.01	5.0	$\mu\text{A}$	$AV_{cc} = 2.0 \text{ V}$ to $5.5 \text{ V}$
Reference supply current	During A/D conversion	$AI_{ref}$	—	0.3	0.6	mA	
	During A/D and D/A conversion		—	1.3	3.0		
	A/D and D/A conversion idle		—	0.01	5.0	$\mu\text{A}$	$AV_{ref} = 2.0 \text{ V}$ to $5.5 \text{ V}$
Analog supply voltage <sup>*1</sup>	$AV_{cc}$	4.5	—	5.5	V		During operation
		2.0	—	5.5			While idle or when not in use
RAM standby voltage	$V_{RAM}$	2.0	—	—	V		

- Notes:
- Even when the A/D and D/A converters are not used, connect  $AV_{cc}$  to power supply  $V_{cc}$  and keep the applied voltage between 2.0 V and 5.5 V. At this time, make sure  $AV_{ref} \cdot AV_{cc} < 4.5 \text{ V}$ .
  - Current dissipation values assume that  $V_{IH\ min} = V_{cc} - 0.5 \text{ V}$ ,  $V_{cc}B - 0.5 \text{ V}$ ,  $V_{IL\ max} = 0.5 \text{ V}$ , all output pins are in the no-load state, and all input pull-up transistors are off.
  - For these values it is assumed that  $V_{RAM} \cdot V_{cc} < 4.5 \text{ V}$  and  $V_{IH\ min} = V_{cc} \times 0.9$ ,  $V_{cc}B \times 0.9$ ,  $V_{IL\ max} = 0.3 \text{ V}$ .
  - P6<sub>7</sub> to P6<sub>0</sub> include supporting module inputs multiplexed with them.
  - IRQ<sub>2</sub> includes ADTRG multiplexed with it.
  - Applies when IICS = IICE = 0. The output low level is determined separately when the bus drive function is selected.
  - The characteristics of PA<sub>7</sub> to PA<sub>4</sub>, KEYIN<sub>15</sub> to KEYIN<sub>12</sub>, P9<sub>7</sub>/WAIT, SDA, and P8<sub>6</sub>/IRQ<sub>5</sub>/SCK<sub>1</sub>, SCL depend on  $V_{cc}B$ ; the characteristics of all other pins depend on  $V_{cc}$ .

**Table 22-3 DC Characteristics (4-V Version)**

Conditions:  $V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$ ,  $AV_{cc}B = 4.0 \text{ V to } 5.5 \text{ V}$ ,  $AV_{cc} = 4.0 \text{ V to } 5.5 \text{ V}^*$ ,  $AV_{ref} = 4.0 \text{ V to } AV_{cc}$ ,  $V_{ss} = AV_{ss} = 0 \text{ V}$ ,  $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$  (regular specifications),  $T_a = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$  (wide-range specifications)

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Schmitt trigger input voltage	$P6_7$ to $P6_0$ <sup>4</sup> , (1) <sup>7</sup> $\overline{KEYIN}_{15}$ to, $\overline{KEYIN}_8$ , $\overline{IRQ}_2$ to $\overline{IRQ}_0$ <sup>5</sup> , $\overline{IRQ}_7$ to $\overline{IRQ}_3$	$V_T^-$	1.0	—	—	$V_{cc} = 4.5 \text{ V to } 5.5 \text{ V}$ , $V_{cc}B = 4.5 \text{ V to } 5.5 \text{ V}$
		$V_T^+$	—	—	$V_{cc} \times 0.7$ $V_{cc}B \times 0.7$	
		$V_T^+ - V_T^-$	0.4	—	—	
		$V_T^-$	0.8	—	—	$V_{cc} = 4.0 \text{ V to } 4.5 \text{ V}$ , $V_{cc}B = 4.0 \text{ V to } 4.5 \text{ V}$
		$V_T^+$	—	—	$V_{cc} \times 0.7$ $V_{cc}B \times 0.7$	
		$V_T^+ - V_T^-$	0.3	—	—	
Input high voltage	$\overline{RES}$ , $\overline{STBY}$ , (2) $MD_1$ , $MD_0$ , $\overline{EXTAL}$ , $\overline{NMI}$	$V_{IH}$	$V_{cc} - 0.7$	—	$V_{cc} + 0.3$	V
	$PA_7$ to $PA_0$ <sup>7</sup> $SCL$ , $SDA$		$V_{cc} \times 0.7$ $V_{cc}B \times 0.7$	—	$V_{cc} + 0.3$ $V_{cc}B + 0.3$	
	$P7_7$ to $P7_0$		2.0	—	$AV_{cc} + 0.3$	
	All input pins other than (1) and (2) above <sup>7</sup>		2.0	—	$V_{cc} + 0.3$ $V_{cc}B + 0.3$	
Input low voltage	$\overline{RES}$ , $\overline{STBY}$ , (3) $MD_1$ , $MD_0$	$V_{IL}$	-0.3	—	0.5	V
	$PA_7$ to $PA_0$ <sup>7</sup> $SCL$ , $SDA$		-0.3	—	1.0	$V_{cc} = 4.5 \text{ V to } 5.5 \text{ V}$ , $V_{cc}B = 4.5 \text{ V to } 5.5 \text{ V}$
			-0.3	—	0.8	$V_{cc} = 4.0 \text{ V to } 4.5 \text{ V}$ , $V_{cc}B = 4.0 \text{ V to } 4.5 \text{ V}$
	All input pins other than (1) and (3) above <sup>7</sup>		-0.3	—	0.8	$V_{cc} = 4.5 \text{ V to } 5.5 \text{ V}$ , $V_{cc}B = 4.5 \text{ V to } 5.5 \text{ V}$
			-0.3	—	0.6	$V_{cc} = 4.0 \text{ V to } 4.5 \text{ V}$ , $V_{cc}B = 4.0 \text{ V to } 4.5 \text{ V}$

**Table 22-3 DC Characteristics (4-V Version) (cont)**

Conditions:  $V_{cc} = 4.0$  V to 5.5 V,  $AV_{cc}B = 4.0$  V to 5.5 V,  $AV_{cc} = 4.0$  V to 5.5 V<sup>\*1</sup>,  $AV_{ref} = 4.0$  V to  $AV_{cc}$ ,  $V_{ss} = AV_{ss} = 0$  V,  $T_a = -20^\circ\text{C}$  to  $+75^\circ\text{C}$  (regular specifications),  $T_a = -40^\circ\text{C}$  to  $+85^\circ\text{C}$  (wide-range specifications)

Item		Symbol	Min	Typ	Max	Unit	Test Conditions
Output high voltage	All output pins (except $\overline{\text{RESO}}$ ) <sup>*6,*7</sup>	$V_{OH}$	$V_{cc} - 0.5$ $V_{cc}B - 0.5$	—	—	V	$I_{OH} = -200$ $\mu\text{A}$
			3.5				$I_{OH} = -1.0$ mA, $V_{cc} = 4.5$ V to 5.5 V, $V_{cc}B = 4.5$ V to 5.5 V
			2.8				$I_{OH} = -1.0$ mA, $V_{cc} = 4.0$ V to 4.5 V, $V_{cc}B = 4.0$ V to 4.5 V
Output low voltage	All output (except $\overline{\text{RESO}}$ ) <sup>*6</sup> pins	$V_{OL}$	—	—	0.4	V	$I_{OL} = 1.6$ mA
	$P1_7$ to $P1_0$ , $P2_7$ to $P2_0$		—	—	1.0		$I_{OL} = 10$ mA
	$\overline{\text{RESO}}$		—	—	0.4		$I_{OL} = 2.6$ mA
Input leakage current	$\overline{\text{RES}}, \overline{\text{STBY}}$	$ I_{in} $	—	—	10.0	$\mu\text{A}$	$V_{in} = 0.5$ V to $V_{cc} - 0.5$ V
	$\overline{\text{NMI}}, \overline{\text{MD}_1}, \overline{\text{MD}_0}$		—	—	1.0		
	$P7_7$ to $P7_0$		—	—	1.0		$V_{in} = 0.5$ V to $AV_{cc} - 0.5$ V
Leakage current in three-state (off state)	Ports 1 to 6, 8, 9 A, B, $\overline{\text{RESO}}^7$ ,	$ I_{TSI} $	—	—	1.0	$\mu\text{A}$	$V_{in} = 0.5$ V to $V_{cc} - 0.5$ V, $V_{in} = 0.5$ V to $V_{cc}B - 0.5$ V
Input pull-up MOS current	Ports 1 to 3	$-I_p$	30	—	250	$\mu\text{A}$	$V_{in} = 0$ V, $V_{cc} = 4.5$ V to 5.5 V, $V_{cc}B = 4.5$ V to 5.5 V
	Ports 6, A, B <sup>7</sup>		60	—	500		
	Ports 1 to 3		20	—	200		$V_{in} = 0$ V, $V_{cc} = 4.0$ V to 4.5 V, $V_{cc}B = 4.0$ V to 4.5 V
	Ports 6, A, B <sup>7</sup>		40	—	400		

**Table 22-3 DC Characteristics (4-V Version) (cont)**

Conditions:  $V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$ ,  $AV_{cc}B = 4.0 \text{ V to } 5.5 \text{ V}$ ,  $AV_{cc} = 4.0 \text{ V to } 5.5 \text{ V}^*$ ,  $AV_{ref} = 4.0 \text{ V to } AV_{cc}$ ,  $V_{ss} = AV_{ss} = 0 \text{ V}$ ,  $T_a = -20^\circ\text{C to } +75^\circ\text{C}$  (regular specifications),  $T_a = -40^\circ\text{C to } +85^\circ\text{C}$  (wide-range specifications)

Item		Symbol	Min	Typ	Max	Unit	Test Conditions
Input capacitance	STBY (F-ZTAT (4) version)	$C_{in}$	—	—	120	pF	$V_{in} = 0 \text{ V}$ , $f = 1 \text{ MHz}$ , $T_a = 25^\circ\text{C}$
	RES, STBY (except F-ZTAT version)		—	—	60		
	NMI, MD <sub>1</sub>		—	—	50		
	PA <sub>7</sub> to PA <sub>4</sub> , P9 <sub>7</sub> , P8 <sub>6</sub>		—	—	20		
	All input pins other than (4) above		—	—	15		
Current dissipation* <sup>2</sup>	Normal operation	$I_{cc}$	—	27	45	mA	$f = 12 \text{ MHz}$
			—	36	60		$f = 16 \text{ MHz}$ , $V_{cc} = 4.5 \text{ V to } 5.5 \text{ V}$
	Sleep mode		—	18	30		$f = 12 \text{ MHz}$
			—	24	40		$f = 16 \text{ MHz}$ , $V_{cc} = 4.5 \text{ V to } 5.5 \text{ V}$
	Standby modes <sup>3</sup>		—	0.01	5.0	$\mu\text{A}$	$T_a = 50^\circ\text{C}$
			—	—	20.0		$50^\circ\text{C} < T_a$
Analog supply current	During A/D conversion	$AI_{cc}$	—	1.2	2.0	mA	
	During A/D and D/A conversion		—	1.2	2.0		
	A/D and D/A conversion idle		—	0.01	5.0	$\mu\text{A}$	$AV_{cc} = 2.0 \text{ V to } 5.5 \text{ V}$
Reference supply current	During A/D conversion	$AI_{ref}$	—	0.3	0.6	mA	
	During A/D and D/A conversion		—	1.3	3.0		
	A/D and D/A conversion idle		—	0.01	5.0	$\mu\text{A}$	$AV_{ref} = 2.0 \text{ V to } 5.5 \text{ V}$

**Table 22-3 DC Characteristics (4-V Version) (cont)**

Conditions:  $V_{cc} = 4.0$  V to  $5.5$  V,  $AV_{cc}B = 4.0$  V to  $5.5$  V,  $AV_{cc} = 4.0$  V to  $5.5$  V<sup>\*1</sup>,  $AV_{ref} = 4.0$  V to  $AV_{cc}$ ,  $V_{ss} = AV_{ss} = 0$  V,  $T_a = -20^\circ\text{C}$  to  $+75^\circ\text{C}$  (regular specifications),  $T_a = -40^\circ\text{C}$  to  $+85^\circ\text{C}$  (wide-range specifications)

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Analog supply voltage <sup>*1</sup> $AV_{cc}$		4.0	—	5.5	V	During operation
		2.0	—	5.5		While idle or when not in use
RAM standby voltage	$V_{RAM}$	2.0	—	—	V	

- Notes:
1. Even when the A/D and D/A converters are not used, connect  $AV_{cc}$  to power supply  $V_{cc}$  and keep the applied voltage between 2.0 V and 5.5 V. At this time, make sure  $AV_{ref} \cdot AV_{cc}$ .
  2. Current dissipation values assume that  $V_{IH\min} = V_{cc} - 0.5$  V,  $V_{cc}B - 0.5$  V,  $V_{IL\max} = 0.5$  V, all output pins are in the no-load state, and all input pull-up transistors are off.
  3. For these values it is assumed that  $V_{RAM} \cdot V_{cc} < 4.0$  V and  $V_{IH\min} = V_{cc} \times 0.9$ ,  $V_{cc}B \times 0.9$ ,  $V_{IL\max} = 0.3$  V.
  4. P6<sub>7</sub> to P6<sub>0</sub> include supporting module inputs multiplexed with them.
  5. IRQ<sub>2</sub> includes ADTRG multiplexed with it.
  6. Applies when IICS = IICE = 0. The output low level is determined separately when the bus drive function is selected.
  7. The characteristics of PA<sub>7</sub> to PA<sub>4</sub>, KEYIN<sub>15</sub> to KEYIN<sub>12</sub>, P9<sub>7</sub>/WAIT, SDA, and P8<sub>6</sub>/IRQ<sub>5</sub>/SCK<sub>1</sub>, SCL depend on  $V_{cc}B$ ; the characteristics of all other pins depend on  $V_{cc}$ .

**Table 22-4 DC Characteristics (3-V Version)**

Conditions:  $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$ ,  $AV_{CC}B = 2.7 \text{ V to } 5.5 \text{ V}$ ,  $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}^*$ ,  
 $AV_{ref} = 2.7 \text{ V to } AV_{CC}$ ,  $V_{ss} = AV_{ss} = 0 \text{ V}$ ,  $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Schmitt trigger input voltage	$P6_7$ to $P6_0$ <sup>4</sup> , (1) <sup>7</sup> KEYIN <sub>15</sub> to, KEYIN8, IRQ2 to IRQ0 <sup>5</sup> , IRQ7 to IRQ3	$V_T^-$ $V_{CC} \times 0.15$ $V_{CC}B \times 0.15$	—	—	V	
		$V_T^+$	—	—	$V_{CC} \times 0.7$ $V_{CC}B \times 0.7$	
		$V_T^+ - V_T^-$	0.2	—	—	
Input high voltage	$\overline{RES}$ , $\overline{STBY}$ , (2) $MD_1$ , $MD_0$ $\overline{EXTAL}$ , $NMI$	$V_{IH}$ $V_{CC} \times 0.9$	—	$V_{CC} + 0.3$	V	
		$PA_7$ to $PA_0$ <sup>7</sup> $SCL$ , $SDA$	$V_{CC} \times 0.7$ $V_{CC}B \times 0.7$	—	$V_{CC} + 0.3$ $V_{CC}B + 0.3$	
		$P7_7$ to $P7_0$	$V_{CC} \times 0.7$	—	$AV_{CC} + 0.3$	
		All input pins other than (1) and (2) above <sup>7</sup>	$V_{CC} \times 0.7$ $V_{CC}B \times 0.7$	—	$V_{CC} + 0.3$ $V_{CC}B + 0.3$	
Input low voltage <sup>2</sup>	$\overline{RES}$ , $\overline{STBY}$ , (3) $MD_1$ , $MD_0$	$V_{IL}$ —0.3	—	$V_{CC} \times 0.1$	V	
		$PA_7$ to $PA_0$ <sup>7</sup> $SCL$ , $SDA$	—0.3	—	$V_{CC} \times 0.15$ $V_{CC}B \times 0.15$	
		All input pins other than (1) and (3) above <sup>7</sup>	—0.3	—	$V_{CC} \times 0.15$ $V_{CC}B \times 0.15$	
Output high voltage	All output pins (except $\overline{RESO}$ ) <sup>6,7</sup>	$V_{OH}$ $V_{CC} - 0.5$ $V_{CC}B - 0.5$	—	—	V	$I_{OH} = -200 \mu A$
		$V_{CC} - 1.0$ $V_{CC}B - 1.0$	—	—		$I_{OH} = -1 mA$ ,
Output low voltage	All output pins (except $\overline{RESO}$ ) <sup>6</sup> $P1_7$ to $P1_0$ , $P2_7$ to $P2_0$ $\overline{RESO}$	$V_{OL}$ —	—	0.4	V	$I_{OL} = 0.8 mA$
		—	—	0.4		$I_{OL} = 1.6 mA$
		—	—	0.4		$I_{OL} = 1.6 mA$
Input leakage current	$\overline{RES}$ , $\overline{STBY}$ $NMI$ , $MD_1$ , $MD_0$ $P7_7$ to $P7_0$	$ I_{in} $ —	—	10.0 1.0 1.0	$\mu A$	$V_{in} = 0.5 V \text{ to } V_{CC} - 0.5 V$ $V_{in} = 0.5 V \text{ to } AV_{CC} - 0.5 V$

**Table 22-4 DC Characteristics (3-V Version) (cont)**

Conditions:  $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$ ,  $AV_{CC}B = 2.7 \text{ V to } 5.5 \text{ V}$ ,  $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}^*$ ,  
 $AV_{ref} = 2.7 \text{ V to } AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$

Item		Symbol	Min	Typ	Max	Unit	Test Conditions
Leakage current in three-state (off state)	Ports 1 to 6, 8, 9, A, B, RESO <sup>7</sup>	I <sub>TSI</sub>	—	—	1.0	μA	V <sub>in</sub> = 0.5 V to V <sub>CC</sub> – 0.5 V, V <sub>in</sub> = 0.5 V to V <sub>CC</sub> B – 0.5 V
Input pull-up MOS current	Ports 1 to 3	-I <sub>P</sub>	3	—	120	μA	V <sub>in</sub> = 0 V, V <sub>CC</sub> = 2.7 V to 3.6 V, V <sub>CC</sub> B = 2.7 V to 3.6 V
	Ports 6, A, B <sup>7</sup>		30	—	250		
Input capacitance	STBY (F-ZTAT(4) version)	C <sub>in</sub>	—	—	120	pF	V <sub>in</sub> = 0 V, f = 1 MHz, T <sub>a</sub> = 25°C
	RES, STBY (except F-ZTAT version)		—	—	60		
	NMI, MD <sub>1</sub>		—	—	50		
	PA <sub>7</sub> to PA <sub>4</sub> , P9 <sub>7</sub> , P8 <sub>6</sub>		—	—	20		
	All input pins other than (4) above		—	—	15		
Current dissipation <sup>2</sup>	Normal operation	I <sub>CC</sub>	—	7	—	mA	f = 6 MHz, V <sub>CC</sub> = 2.7 V to 3.6 V
			—	12	22		f = 10 MHz, V <sub>CC</sub> = 2.7 V to 3.6 V
			—	25	—		f = 10 MHz, V <sub>CC</sub> = 4.0 V to 5.5 V
	Sleep mode		—	5	—		f = 6 MHz, V <sub>CC</sub> = 2.7 V to 3.6 V
			—	9	16		f = 10 MHz, V <sub>CC</sub> = 2.7 V to 3.6 V
			—	18	—		f = 10 MHz, V <sub>CC</sub> = 4.0 V to 5.5 V
	Standby modes <sup>3</sup>		—	0.01	5.0	μA	T <sub>a</sub> ≤ 50°C
			—	—	20.0		50°C < T <sub>a</sub>

**Table 22-4 DC Characteristics (3-V Version) (cont)**

Conditions:  $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$ ,  $AV_{CC}B = 2.7 \text{ V to } 5.5 \text{ V}$ ,  $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}^*$ ,  
 $AV_{ref} = 2.7 \text{ V to } AV_{CC}$ ,  $V_{ss} = AV_{ss} = 0 \text{ V}$ ,  $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$

Item		Symbol	Min	Typ	Max	Unit	Test Conditions
Analog supply current	During A/D conversion	$AI_{CC}$	—	1.2	2.0	mA	
	During A/D and D/A conversion		—	1.2	2.0		
	A/D and D/A conversion idle		—	0.01	5.0	$\mu\text{A}$	$AV_{CC} = 2.0 \text{ V to } 5.5 \text{ V}$
Reference supply current	During A/D conversion	$AI_{ref}$	—	0.3	0.6	mA	
	During A/D and D/A conversion		—	1.3	3.0		
	A/D and D/A conversion idle		—	0.01	5.0	$\mu\text{A}$	$AV_{ref} = 2.0 \text{ V to } 5.5 \text{ V}$
Analog supply voltage <sup>†</sup>	$AV_{CC}$	2.7	—	5.5	V	During operation	
		2.0	—	5.5		While idle or when not in use	
RAM standby voltage	$V_{RAM}$	2.0	—	—	V		

- Notes:
- Even when the A/D and D/A converters are not used, connect  $AV_{CC}$  to power supply  $V_{CC}$  and keep the applied voltage between 2.0 V and 5.5 V. At this time, make sure  $AV_{ref} \cdot AV_{CC}$ .
  - Current dissipation values assume that  $V_{IH\min} = V_{CC} - 0.5 \text{ V}$ ,  $V_{CC}B - 0.5 \text{ V}$ ,  $V_{IL\max} = 0.5 \text{ V}$ , all output pins are in the no-load state, and all input pull-up transistors are off.
  - For these values it is assumed that  $V_{RAM} \cdot V_{CC} < 2.7 \text{ V}$  and  $V_{IH\min} = V_{CC} \times 0.9$ ,  $V_{CC}B \times 0.9$ ,  $V_{IL\max} = 0.3 \text{ V}$ .
  - P<sub>6<sub>7</sub></sub> to P<sub>6<sub>0</sub></sub> include supporting module inputs multiplexed with them.
  - IRQ<sub>2</sub> includes ADTRG multiplexed with it.
  - Applies when IICS = IICE = 0. The output low level is determined separately when the bus drive function is selected.
  - The characteristics of PA<sub>7</sub> to PA<sub>4</sub>, KEYIN<sub>15</sub> to KEYIN<sub>12</sub>, P9<sub>7</sub>/WAIT, SDA, and P8<sub>6</sub>/IRQ<sub>5</sub>/SCK<sub>1</sub>, SCL depend on  $V_{CC}B$ ; the characteristics of all other pins depend on  $V_{CC}$ .

**Table 22-5 Allowable Output Current Values (5-V and 4-V Versions)**

Conditions:  $V_{cc} = 4.0$  V to  $5.5$  V,  $V_{cc}B = 4.0$  V to  $5.5$  V,  $AV_{cc} = 4.0$  V to  $5.5$  V,  $AV_{ref} = 4.0$  V to  $AV_{cc}$ ,  $V_{ss} = AV_{ss} = 0$  V,  $Ta = -20^\circ\text{C}$  to  $+75^\circ\text{C}$  (regular specifications),  $Ta = -40^\circ\text{C}$  to  $+85^\circ\text{C}$  (wide-range specifications)


Item		Symbol	Min	Typ	Unit	Max
Allowable output low current (per pin)	SCL, SDA, PA <sub>4</sub> toPA <sub>7</sub> (bus drive selection)	I <sub>OL</sub>	—	—	20	mA
	Ports 1 and 2		—	—	10	
	RESO		—	—	3	
	Other output pins		—	—	2	
Allowable output low current (total)	Ports 1 and 2, total	$\Sigma I_{OL}$	—	—	80	mA
	Total of all output		—	—	120	
Allowable output high current (per pin)	All output pins	-I <sub>OH</sub>	—	—	2	mA
Allowable output high current (total)	Total of all output	$\Sigma -I_{OH}$	—	—	40	mA

**Table 22-6 Allowable Output Current Values (3-V Version)**


Conditions:  $V_{cc} = 2.7$  V to  $5.5$  V,  $V_{cc}B = 2.7$  to  $5.5$  V,  $AV_{cc} = 2.7$  V to  $5.5$  V,  $AV_{ref} = 2.7$  V to  $AV_{cc}$ ,  $V_{ss} = AV_{ss} = 0$  V,  $Ta = -20^\circ\text{C}$  to  $+75^\circ\text{C}$

Item		Symbol	Min	Typ	Max	Unit
Allowable output low current (per pin)	SCL, SDA, PA <sub>4</sub> toPA <sub>7</sub> (bus drive selection)	I <sub>OL</sub>	—	—	10	mA
	Ports 1 and 2		—	—	2	
	RESO		—	—	1	
	Other output pins		—	—	1	
Allowable output low current (total)	Ports 1 and 2, total	$\Sigma I_{OL}$	—	—	40	mA
	Total of all output		—	—	60	
Allowable output high current (per pin)	All output pins	-I <sub>OH</sub>	—	—	2	mA
Allowable output high current (total)	Total of all output	$\Sigma -I_{OH}$	—	—	30	mA

Note: To avoid degrading the reliability of the chip, be careful not to exceed the output current values in tables 22-5 and 22-6. In particular, when driving a darlington transistor pair or LED directly, be sure to insert a current-limiting resistor in the output path. See figures 22-1 and 22-2.



**Figure 22-1 Example of Circuit for Driving a Darlington Transistor (5-V Version)**



**Figure 22-2 Example of Circuit for Driving an LED (5-V Version)**

**Table 22-7 Bus Drive Characteristics**

Conditions:  $V_{cc} = 2.7 \text{ V to } 5.5 \text{ V}$ ,  $V_{ss} = 0 \text{ V}$ ,  $T_a = -20^\circ\text{C to } +75^\circ\text{C}$

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Output low level voltage SCL, SDA PA <sub>4</sub> to PA <sub>7</sub> (bus drive selection)	$V_{OL}$	—	—	0.5	V	$V_{ccB} = 5 \text{ V} \pm 10\%$ $I_{OL} = 16 \text{ mA}$
		—	—	0.5		$V_{ccB} = 2.7 \text{ V to } 5.5 \text{ V}$ $I_{OL} = 8 \text{ mA}$

## 22.2.2 AC Characteristics

The AC characteristics are listed in four tables. Bus timing parameters are given in table 22-8, control signal timing parameters in table 22-9, timing parameters of the on-chip supporting modules in table 22-10, I<sup>2</sup>C bus timing parameters in table 22-11, and external clock output stabilization delay time in table 22-12.

**Table 22-8 Bus Timing**

- Condition A:  $V_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $V_{ccB} = 5.0 \text{ V} \pm 10\%$ ,  $V_{ss} = 0 \text{ V}$ ,  $\phi = 2.0 \text{ MHz}$  to maximum operating frequency,  $T_a = -20 \text{ to } +75^\circ\text{C}$  (regular specifications),  $T_a = -40 \text{ to } +85^\circ\text{C}$  (wide-range specifications)
- Condition B:  $V_{cc} = 4.0 \text{ V} \text{ to } 5.5 \text{ V}$ ,  $V_{ccB} = 4.0 \text{ V} \text{ to } 5.5 \text{ V}$ ,  $V_{ss} = 0 \text{ V}$ ,  $\phi = 2.0 \text{ MHz}$  to maximum operating frequency,  $T_a = -20 \text{ to } +75^\circ\text{C}$  (regular specifications),  $T_a = -40 \text{ to } +85^\circ\text{C}$  (wide-range specifications)
- Condition C:  $V_{cc} = 2.7 \text{ V} \text{ to } 5.5 \text{ V}$ ,  $V_{ccB} = 2.7 \text{ V} \text{ to } 5.5 \text{ V}$ ,  $V_{ss} = 0 \text{ V}$ ,  $\phi = 2.0 \text{ MHz}$  to maximum operating frequency,  $T_a = -20 \text{ to } +75^\circ\text{C}$

Item	Symbol	Condition C		Condition B		Condition A		Unit	Test Conditions
		10 MHz	Max	Min	Max	Min	Max		
Clock cycle time	$t_{cv}$	100	500	83.3	500	62.5	500	ns	Fig. 22-4
Clock pulse width low	$t_{cl}$	30	—	30	—	20	—	ns	
Clock pulse width high	$t_{ch}$	30	—	30	—	20	—	ns	
Clock rise time	$t_{cr}$	—	20	—	10	—	10	ns	
Clock fall time	$t_{cf}$	—	20	—	10	—	10	ns	
Address delay time	$t_{ad}$	—	50	—	35	—	30	ns	
Address hold time	$t_{ah}$	20	—	15	—	10	—	ns	
Address strobe delay time	$t_{asd}$	—	50	—	35	—	30	ns	
Write strobe delay time	$t_{wsd}$	—	50	—	35	—	30	ns	
Strobe delay time	$t_{sd}$	—	50	—	35	—	30	ns	
Write strobe pulse width <sup>*1</sup>	$t_{wsw}$	110	—	90	—	60	—	ns	
Address setup time 1 <sup>*1</sup>	$t_{as1}$	15	—	10	—	10	—	ns	
Address setup time 2 <sup>*1</sup>	$t_{as2}$	65	—	50	—	40	—	ns	
Read data setup time	$t_{rds}$	35	—	20	—	20	—	ns	
Read data hold time <sup>*1</sup>	$t_{rdh}$	0	—	0	—	0	—	ns	
Read data access time <sup>*1</sup>	$t_{acc}$	—	170	—	160	—	110	ns	
Write data delay time	$t_{wdd}$	—	80/75 <sup>*2</sup>	—	65/60 <sup>*2</sup>	—	60	ns	
Write data setup time	$t_{wds}$	0/5 <sup>*2</sup>	—	0/5 <sup>*2</sup>	—	0/5 <sup>*2</sup>	—	ns	
Write data hold time	$t_{wdh}$	20	—	20	—	20	—	ns	
Wait setup time	$t_{wts}$	40	—	35	—	30	—	ns	Fig. 22-5
Wait hold time	$t_{whh}$	10	—	10	—	10	—	ns	

Notes: <sup>\*1</sup>Values at maximum operating frequency


<sup>\*2</sup>H8/3437 F-ZTAT version/other products

**Table 22-9 Control Signal Timing**

- Condition A:  $V_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $V_{cc}B = 5.0 \text{ V} \pm 10\%$ ,  $V_{ss} = 0 \text{ V}$ ,  $\phi = 2.0 \text{ MHz}$  to maximum operating frequency,  $T_a = -20^\circ\text{C}$  to  $+75^\circ\text{C}$  (regular specifications),  $T_a = -40^\circ\text{C}$  to  $+85^\circ\text{C}$  (wide-range specifications)
- Condition B:  $V_{cc} = 4.0 \text{ V}$  to  $5.5 \text{ V}$ ,  $V_{cc}B = 4.0 \text{ V}$  to  $5.5 \text{ V}$ ,  $V_{ss} = 0 \text{ V}$ ,  $\phi = 2.0 \text{ MHz}$  to maximum operating frequency,  $T_a = -20^\circ\text{C}$  to  $+75^\circ\text{C}$  (regular specifications),  $T_a = -40^\circ\text{C}$  to  $+85^\circ\text{C}$  (wide-range specifications)
- Condition C:  $V_{cc} = 2.7 \text{ V}$  to  $5.5 \text{ V}$ ,  $V_{cc}B = 2.7 \text{ V}$  to  $5.5 \text{ V}$ ,  $V_{ss} = 0 \text{ V}$ ,  $\phi = 2.0 \text{ MHz}$  to maximum operating frequency,  $T_a = -20^\circ\text{C}$  to  $+75^\circ\text{C}$

Item	Symbol	Condition C		Condition B		Condition A		Test Conditions
		10 MHz	12 MHz	16 MHz	Min	Max	Unit	
RES setup time	$t_{HES}$	300	—	200	—	200	—	ns
RES pulse width	$t_{RESW}$	10	—	10	—	10	—	$t_{cyc}$
RESO output delay time	$t_{RESD}$	—	200	—	120	—	100	ns
RESO output pulse width	$t_{RESOW}$	132	—	132	—	132	—	$t_{cyc}$
NMI setup time (NMI, IRQ <sub>0</sub> to IRQ <sub>7</sub> )	$t_{NMIS}$	300	—	150	—	150	—	ns
NMI hold time (NMI, IRQ <sub>0</sub> to IRQ <sub>7</sub> )	$t_{NMIH}$	10	—	10	—	10	—	ns
Interrupt pulse width for recovery from soft- ware standby mode (NMI, IRQ <sub>0</sub> to IRQ <sub>2</sub> , IRQ <sub>6</sub> )	$t_{NMIW}$	300	—	200	—	200	—	ns
Crystal oscillator settling time (reset)	$t_{OSC1}$	20	—	20	—	20	—	ms
Crystal oscillator settling time (software standby)	$t_{OSC2}$	8	—	8	—	8	—	ms

- Measurement Conditions for AC Characteristics



**Figure 22-3 Measurement Conditions for A/C Characteristics**

**Table 22-10 Timing Conditions of On-Chip Supporting Modules**

- Condition A:  $V_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $V_{ccB} = 5.0 \text{ V} \pm 10\%$ ,  $V_{ss} = 0 \text{ V}$ ,  $\phi = 2.0 \text{ MHz}$  to maximum operating frequency,  $T_a = -20^\circ\text{C}$  to  $+75^\circ\text{C}$  (regular specifications),  $T_a = -40^\circ\text{C}$  to  $+85^\circ\text{C}$  (wide-range specifications)
- Condition B:  $V_{cc} = 4.0 \text{ V}$  to  $5.5 \text{ V}$ ,  $V_{ccB} = 4.0 \text{ V}$  to  $5.5 \text{ V}$ ,  $V_{ss} = 0 \text{ V}$ ,  $\phi = 2.0 \text{ MHz}$  to maximum operating frequency,  $T_a = -20^\circ\text{C}$  to  $+75^\circ\text{C}$  (regular specifications),  $T_a = -40^\circ\text{C}$  to  $+85^\circ\text{C}$  (wide-range specifications)
- Condition C:  $V_{cc} = 2.7 \text{ V}$  to  $5.5 \text{ V}$ ,  $V_{ccB} = 2.7 \text{ V}$  to  $5.5 \text{ V}$ ,  $V_{ss} = 0 \text{ V}$ ,  $\phi = 2.0 \text{ MHz}$  to maximum operating frequency,  $T_a = -20^\circ\text{C}$  to  $+75^\circ\text{C}$

Item	Symbol	Condition C		Condition B		Condition A		Unit	Test Conditions
		10 MHz	12 MHz Test	12 MHz	16 MHz	100	ns		
FRT	Timer output delay time	$t_{FTOD}$	—	150	—	100	—	100	ns Fig. 22-10
	Timer input setup time	$t_{FTIS}$	80	—	50	—	50	—	ns
	Timer clock input setup time	$t_{FTCS}$	80	—	50	—	50	—	ns Fig. 22-11
	Timer clock pulse width	$t_{FTCWH}$ $t_{FTCWL}$	1.5	—	1.5	—	1.5	—	$t_{cyc}$
TMR	Timer output delay time	$t_{TMOD}$	—	150	—	100	—	100	ns Fig. 22-12
	Timer reset input setup time	$t_{TMRS}$	80	—	50	—	50	—	ns Fig. 22-14
	Timer clock input setup time	$t_{TMCS}$	80	—	50	—	50	—	ns Fig. 22-13
	Timer clock pulse width (single edge)	$t_{TMCWH}$	1.5	—	1.5	—	1.5	—	$t_{cyc}$
	Timer clock pulse width (both edges)	$t_{TMCWL}$	2.5	—	2.5	—	2.5	—	$t_{cyc}$
PWM	Timer output delay time	$t_{PWOD}$	—	150	—	100	—	100	ns Fig. 22-15
SCI	Input clock cycle (Async)	$t_{Sosc}$	4	—	4	—	4	—	$t_{cyc}$ Fig. 22-16
	(Sync)	$t_{Sosc}$	6	—	6	—	6	—	$t_{cyc}$
	Transmit data delay time (Sync)	$t_{TXD}$	—	200	—	100	—	100	ns
	Receive data setup time (Sync)	$t_{RXS}$	150	—	100	—	100	—	ns
	Receive data hold time (Sync)	$t_{RXH}$	150	—	100	—	100	—	ns
	Input clock pulse width	$t_{SCKW}$	0.4	0.6	0.4	0.6	0.4	0.6	$t_{cyc}$ Fig. 22-17

**Table 22-10 Timing Conditions of On-Chip Supporting Modules (cont)**

Condition A:  $V_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $V_{cc}B = 5.0 \text{ V} \pm 10\%$ ,  $V_{ss} = 0 \text{ V}$ ,  $\phi = 2.0 \text{ MHz}$  to maximum operating frequency,  $T_a = -20^\circ\text{C}$  to  $+75^\circ\text{C}$  (regular specifications),  $T_a = -40^\circ\text{C}$  to  $+85^\circ\text{C}$  (wide-range specifications)

Condition B:  $V_{cc} = 4.0 \text{ V}$  to  $5.5 \text{ V}$ ,  $V_{cc}B = 4.0 \text{ V}$  to  $5.5 \text{ V}$ ,  $V_{ss} = 0 \text{ V}$ ,  $\phi = 2.0 \text{ MHz}$  to maximum operating frequency,  $T_a = -20^\circ\text{C}$  to  $+75^\circ\text{C}$  (regular specifications),  $T_a = -40^\circ\text{C}$  to  $+85^\circ\text{C}$  (wide-range specifications)

Condition C:  $V_{cc} = 2.7 \text{ V}$  to  $5.5 \text{ V}$ ,  $V_{cc}B = 2.7 \text{ V}$  to  $5.5 \text{ V}$ ,  $V_{ss} = 0 \text{ V}$ ,  $\phi = 2.0 \text{ MHz}$  to maximum operating frequency,  $T_a = -20^\circ\text{C}$  to  $+75^\circ\text{C}$

Item	Symbol	Condition C		Condition B		Condition A		Condition		
		10 MHz	Test	12 MHz	16 MHz	Max	Min	Max	Unit	ns
Ports	$t_{PWD}$	—	—	150	—	100	—	100	ns	Fig. 22-18
	$t_{PRS}$	80	—	50	—	50	—	—	ns	
	$t_{PRH}$	80	—	50	—	50	—	—	ns	
HIF read cycle	$\overline{CS}/HA_0$ setup time	$t_{HAR}$	10	—	10	—	10	—	ns	Fig. 22-19
	$t_{HIRA}$	10	—	10	—	10	—	—	ns	
	$t_{HRPW}$	220	—	120	—	120	—	—	ns	
	$t_{HRD}$	—	200	—	100	—	100	ns		
	$t_{HRF}$	0	40	0	25	0	25	ns		
	$t_{HIRQ}$	—	200	—	120	—	120	ns		
HIF write cycle	$\overline{CS}/HA_0$ setup time	$t_{HAW}$	10	—	10	—	10	—	ns	Fig. 22-20
	$t_{HWA}$	10	—	10	—	10	—	—	ns	
	$t_{HWPW}$	100	—	60	—	60	—	—	ns	
HDB setup time	High-speed GATE $A_{20}$ not used	$t_{HWD}$	50	—	30	—	30	—	ns	
	High-speed GATE $A_{20}$ used		85	—	55	—	45	—		
	HDB hold time	$t_{HWD}$	25	—	15	—	15	—	ns	
	$t_{HGA}$	—	180	—	90	—	90	ns		

**Table 22-11 I<sup>2</sup>C Bus Timing**Conditions: V<sub>CC</sub> = 2.7 V to 5.5 V, V<sub>CCB</sub> = 2.7 V to 5.5 V, V<sub>SS</sub> = 0 V, Ta = -20°C to +75°C

Item	Symbol	Min	Typ	Max	Unit	Test Conditions	Note
SCL clock cycle time	t <sub>SCL</sub>	12 t <sub>cyc</sub>	—	—	ns		Fig. 22-21
SCL clock high pulse width	t <sub>SCLH</sub>	3 t <sub>cyc</sub>	—	—	ns		
SCL clock low pulse width	t <sub>SCLL</sub>	5 t <sub>cyc</sub>	—	—	ns		
SCL and SDA rise time	t <sub>sr</sub>	—	—	1000	ns	Normal mode 100 kbit/s (max)	
		20 + 0.1C <sub>b</sub>	—	300		High-speed mode 400 kbit/s (max)	
SCL and SDA fall time	t <sub>sf</sub>	—	—	300	ns	Normal mode 100 kbit/s (max)	
		20 + 0.1C <sub>b</sub>	—	300		High-speed mode 400 kbit/s (max)	
SDA bus-free time	t <sub>BUF</sub>	7 t <sub>cyc</sub> - 300	—	—	ns		
SCL start condition hold time	t <sub>STAH</sub>	3 t <sub>cyc</sub>	—	—	ns		
SCL resend start condition setup time	t <sub>STAS</sub>	3 t <sub>cyc</sub>	—	—	ns		
SDA stop condition setup time	t <sub>STOS</sub>	3 t <sub>cyc</sub>	—	—	ns		
SDA data setup time	t <sub>SDAS</sub>	1 t <sub>cyc</sub> + 10	—	—	ns		
SDA data hold time	t <sub>SDAH</sub>	0	—	—	ns		
SDA load capacitance	C <sub>b</sub>	—	—	400	pF		

**Table 22-12 External Clock Output Stabilization Delay Time**Conditions: V<sub>CC</sub> = 2.7 V to 5.5 V, AV<sub>CC</sub> = 2.7 V to 5.5 V, V<sub>SS</sub> = AV<sub>SS</sub> = 0 V, Ta = -40°C to +85°C

Item	Symbol	Min	Max	Unit	Notes
External clock output stabilization delay time	t <sub>DEXT</sub> *	500	—	μs	Figure 22-23

Note: \* t<sub>DEXT</sub> includes a 10 t<sub>cyc</sub> RES pulse width (t<sub>RESW</sub>).

### 22.2.3 A/D Converter Characteristics

Table 22-13 lists the characteristics of the on-chip A/D converter.

**Table 22-13 A/D Converter Characteristics**

Condition A:  $V_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $V_{cc}B = 5.0 \text{ V} \pm 10\%$ ,  $AV_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{ref} = 4.5 \text{ V}$  to  $AV_{cc}$ ,  $V_{ss} = AV_{ss} = 0 \text{ V}$ ,  $\phi = 2.0 \text{ MHz}$  to maximum operating frequency,  $T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications),  $T_a = -40$  to  $+85^\circ\text{C}$  (wide-range specifications)

Condition B:  $V_{cc} = 4.0 \text{ V}$  to  $5.5 \text{ V}$ ,  $V_{cc}B = 4.0 \text{ V}$  to  $5.5 \text{ V}$ ,  $AV_{cc} = 4.0 \text{ V}$  to  $5.5 \text{ V}$ ,  $AV_{ref} = 4.0 \text{ V}$  to  $AV_{cc}$ ,  $V_{ss} = AV_{ss} = 0 \text{ V}$ ,  $\phi = 2.0 \text{ MHz}$  to maximum operating frequency,  $T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications),  $T_a = -40$  to  $+85^\circ\text{C}$  (wide-range specifications)

Condition C:  $V_{cc} = 2.7 \text{ V}$  to  $5.5 \text{ V}$ ,  $V_{cc}B = 2.7 \text{ V}$  to  $5.5 \text{ V}$ ,  $AV_{cc} = 2.7 \text{ V}$  to  $5.5 \text{ V}$ ,  $AV_{ref} = 2.7 \text{ V}$  to  $AV_{cc}$ ,  $V_{ss} = AV_{ss} = 0 \text{ V}$ ,  $\phi = 2.0 \text{ MHz}$  to maximum operating frequency,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Condition C			Condition B			Condition A			Unit
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Resolution	10	10	10	10	10	10	10	10	10	Bits
Conversion (single mode)*	—	—	13.4	—	—	11.2	—	—	8.4	μs
Analog input capacitance	—	—	20	—	—	20	—	—	20	pF
Allowable signal source impedance	—	—	5	—	—	10	—	—	10	k•
Nonlinearity error	—	—	±6.0	—	—	±3.0	—	—	±3.0	LSB
Offset error	—	—	±4.0	—	—	±3.5	—	—	±3.5	LSB
Full-scale error	—	—	±4.0	—	—	±3.5	—	—	±3.5	LSB
Quantizing error	—	—	±0.5	—	—	±0.5	—	—	±0.5	LSB
Absolute accuracy	—	—	±8.0	—	—	±4.0	—	—	±4.0	LSB

Note: \* Values at maximum operating frequency

#### 22.2.4 D/A Converter Characteristics

Table 22-14 lists the characteristics of the on-chip D/A converter.

**Table 22-14 D/A Converter Characteristics**

Condition A:  $V_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $V_{cc}B = 5.0 \text{ V} \pm 10\%$ ,  $AV_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{ref} = 4.5 \text{ V}$  to  $AV_{cc}$ ,  $V_{ss} = AV_{ss} = 0 \text{ V}$ ,  $\phi = 2.0 \text{ MHz}$  to maximum operating frequency,  $T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications),  $T_a = -40$  to  $+85^\circ\text{C}$  (wide-range specifications)

Condition B:  $V_{cc} = 4.0 \text{ V}$  to  $5.5 \text{ V}$ ,  $V_{cc}B = 4.0 \text{ V}$  to  $5.5 \text{ V}$ ,  $AV_{cc} = 4.0 \text{ V}$  to  $5.5 \text{ V}$ ,  $AV_{ref} = 4.0 \text{ V}$  to  $AV_{cc}$ ,  $V_{ss} = AV_{ss} = 0 \text{ V}$ ,  $\phi = 2.0 \text{ MHz}$  to maximum operating frequency,  $T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications),  $T_a = -40$  to  $+85^\circ\text{C}$  (wide-range specifications)

Condition C:  $V_{cc} = 2.7 \text{ V}$  to  $5.5 \text{ V}$ ,  $V_{cc}B = 2.7 \text{ V}$  to  $5.5 \text{ V}$ ,  $AV_{cc} = 2.7 \text{ V}$  to  $5.5 \text{ V}$ ,  $AV_{ref} = 2.7 \text{ V}$  to  $AV_{cc}$ ,  $V_{ss} = AV_{ss} = 0 \text{ V}$ ,  $\phi = 2.0 \text{ MHz}$  to maximum operating frequency,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Condition C			Condition B			Condition A			Unit	Test Conditions		
	10 MHz			12MHz			16 MHz						
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max				
Resolution	8	8	8	8	8	8	8	8	8	Bits			
Conversion time (settling time)	—	—	10.0	—	—	10.0	—	—	10.0	$\mu\text{s}$	30 pF load capacitance		
Absolute accuracy	—	$\pm 2.0$	$\pm 3.0$	—	$\pm 1.0$	$\pm 1.5$	—	$\pm 1.0$	$\pm 1.5$	LSB	2 M• load resistance		
	—	—	$\pm 2.0$	—	—	$\pm 1.0$	—	—	$\pm 1.0$	LSB	4 M• load resistance		

## 22.3 MCU Operational Timing

This section provides the following timing charts:

22.3.1 Bus Timing	Figures 22-4 to 22-5
22.3.2 Control Signal Timing	Figures 22-6 to 22-9
22.3.3 16-Bit Free-Running Timer Timing	Figures 22-10 to 22-11
22.3.4 8-Bit Timer Timing	Figures 22-12 to 22-14
22.3.5 PWM Timer Timing	Figure 22-15
22.3.6 SCI Timing	Figures 22-16 to 22-17
22.3.7 I/O Port Timing	Figure 22-18
22.3.8 Host Interface Timing	Figures 22-19 and 22-20
22.3.9 I <sup>2</sup> C Bus Timing	Figure 22-21
22.3.10 Reset Output Timing	Figure 22-22
22.3.11 External Clock Output Timing	Figure 22-23

### 22.3.1 Bus Timing

#### (1) Basic Bus Cycle (without Wait States) in Expanded Modes





Figure 22-4 Basic Bus Cycle (without Wait States) in Expanded Modes


(2) Basic Bus Cycle (with 1 Wait State) in Expanded Modes



**Figure 22-5 Basic Bus Cycle (with 1 Wait State) in Expanded Modes**


### 22.3.2 Control Signal Timing

#### (1) Reset Input Timing



**Figure 22-6 Reset Input Timing**

#### (2) Interrupt Input Timing



**Figure 22-7 Interrupt Input Timing**

(3) Clock Settling Timing




Figure 22-8 Clock Settling Timing

(4) Clock Settling Timing for Recovery from Software Standby Mode




Figure 22-9 Clock Settling Timing for Recovery from Software Standby Mode

### 22.3.3 16-Bit Free-Running Timer Timing

#### (1) Free-Running Timer Input/Output Timing




Figure 22-10 Free-Running Timer Input/Output Timing

#### (2) External Clock Input Timing for Free-Running Timer




Figure 22-11 External Clock Input Timing for Free-Running Timer

### 22.3.4 8-Bit Timer Timing

#### (1) 8-Bit Timer Output Timing




Figure 22-12 8-Bit Timer Output Timing

#### (2) 8-Bit Timer Clock Input Timing




Figure 22-13 8-Bit Timer Clock Input Timing

#### (3) 8-Bit Timer Reset Input Timing




Figure 22-14 8-Bit Timer Reset Input Timing

### 22.3.5 Pulse Width Modulation Timer Timing




Figure 22-15 PWM Timer Output Timing

### 22.3.6 Serial Communication Interface Timing

#### (1) SCI Input/Output Timing




Figure 22-16 SCI Input/Output Timing (Synchronous Mode)

#### (2) SCI Input Clock Timing




Figure 22-17 SCI Input Clock Timing

### 22.3.7 I/O Port Timing




Figure 22-18 I/O Port Input/Output Timing

### 22.3.8 Host Interface Timing

#### (1) Host Interface Read Timing




Figure 22-19 Host Interface Read Timing

#### (2) Host Interface Write Timing




Figure 22-20 Host Interface Write Timing

### 22.3.9 I<sup>2</sup>C Bus Timing (Option)




Figure 22-21 I<sup>2</sup>C Bus Interface I/O Timing

### 22.3.10 Reset Output Timing




Figure 22-22 Reset Output Timing

### 22.3.11 External Clock Output Timing




Figure 22-23 External Clock Output Stabilization Delay Time