

Section 22 Electrical Specifications

22.1 Absolute Maximum Ratings

Table 22-1 lists the absolute maximum ratings.

Table 22-1 Absolute Maximum Ratings

Item		Symbol	Rating	Unit
Supply voltage		V_{CC}	−0.3 to +7.0	V
I/O buffer supply voltage		$V_{CC}B$	−0.3 to +7.0	V
Flash memory programming voltage		FV_{PP}	−0.3 to +13.0	V
Programming voltage		V_{PP}	−0.3 to +13.5	V
Input voltage	Pins other than Ports 7, MD ₁ , P8 ₆ , P9 ₇ , PA ₇ to PA ₄ ,	V_{in}	−0.3 to $V_{CC} + 0.3$	V
	P8 ₆ , P9 ₇ , PA ₇ to PA ₄	V_{in}	−0.3 to $V_{CC}B + 0.3$	V
	Port 7	V_{in}	−0.3 to $AV_{CC} + 0.3$	V
	MD ₁	V_{in}	F-ZTAT version: −0.3 to +13.0 Other versions: −0.3 to $V_{CC} + 0.3$	V
Reference supply voltage		AV_{ref}	−0.3 to $AV_{CC} + 0.3$	V
Analog supply voltage		AV_{CC}	−0.3 to +7.0	V
Analog input voltage		V_{AN}	−0.3 to $AV_{CC} + 0.3$	V
Operating temperature		T_{opr}	Regular specifications: −20 to +75	°C
			Wide-range specifications: −40 to +85	°C
Storage temperature		T_{slg}	−55 to +125	°C

Caution: Exceeding the absolute maximum ratings shown in table 22-1 can permanently destroy the chip.*

Note: * FV_{PP} must not exceed 13 V and V_{PP} must not exceed 13.5 V, including allowances for peak overshoot. For the F-ZTAT version, MD₁ must not exceed 13 V, including an allowance for peak overshoot.

22.2 Electrical Characteristics

22.2.1 DC Characteristics

Table 22-2 lists the DC characteristics of the 5-V version. Table 22-3 lists the DC characteristics of 4-V version. Table 22-4 lists the DC characteristics of the 3 V version. Table 22-5 gives the allowable current output values of the 5-V and 4-V versions. Table 22-6 gives the allowable current output values of the 3-V version. Bus drive characteristics common to 5-V, 4-V and 3-V versions are listed in table 22-7.

Table 22-2 DC Characteristics (5-V Version)

Conditions: $V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{CCB} = 5.0 \text{ V} \pm 10\%$, $AV_{CC} = 5.0 \text{ V} \pm 10\%^{*1}$, $AV_{ref} = 4.5 \text{ V}$ to AV_{CC} , $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_a = -20^\circ\text{C}$ to $+75^\circ\text{C}$ (regular specifications), $T_a = -40^\circ\text{C}$ to $+85^\circ\text{C}$ (wide-range specifications)

Item			Symbol	Min	Typ	Max	Unit	Test Conditions
Schmitt trigger input voltage	$P6_7$ to $P6_0^{*4}$, $\overline{KEYIN}_{15}$ to $\overline{KEYIN}_8$, $\overline{IRQ}_2$ to $\overline{IRQ}_0^{*5}$, $\overline{IRQ}_7$ to $\overline{IRQ}_3$	(1) ^{*7}	V_T^-	1.0	—	—	V	
			V_T^+	—	$—CCB \times 0.7$	$V_{CC} \times 0.7$ $V_{CCB} \times 0.7$		
			$V_T^+ - V_T^-$	0.4	$—CCB$	—		
Input high voltage	$\overline{RES}$, $\overline{STBY}$, MD_{11} , MD_0 , $\overline{EXTAL}$, $\overline{NMI}$	(2)	V_{IH}	$V_{CC} - 0.7$	—	$V_{CC} + 0.3$	V	
	$P7_7$ to $P7_0^{*7}$			$V_{CC} \times 0.7$	—	$V_{CC} + 0.3$		
	SCL, SDA			$V_{CCB} \times 0.7$	—	$V_{CCB} + 0.3$		
	$P7_7$ to $P7_0$			2.0	—	$AV_{CC} + 0.3$		
	All input pins other than (1) and (2) above ^{*7}			2.0	—	$V_{CC} + 0.3$ $V_{CCB} + 0.3$		
Input low voltage	$\overline{RES}$, $\overline{STBY}$, MD_{11} , MD_0	(3)	V_{IL}	-0.3	—	0.5	V	
	PA_7 to PA_0 , SCL, SDA			-0.3	—	1.0		
	All input pins other than (1) and (3) above			-0.3	—	0.8		
Output high voltage	All output pins (except $\overline{RESO}$) ^{*6,*7}		V_{OH}	$V_{CC} - 0.5$	—	—	V	$I_{OH} = -200 \mu\text{A}$
				$V_{CCB} - 0.5$	—	—		
voltage				3.5	—	—		$I_{OH} = -1.0 \text{ mA}$

Table 22-2 DC Characteristics (5-V Version) (cont)

Conditions: $V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{CC}B = 5.0 \text{ V} \pm 10\%$, $AV_{CC} = 5.0 \text{ V} \pm 10\%$ ^{*1}, $AV_{ref} = 4.5 \text{ V}$ to AV_{CC} , $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_a = -20^\circ\text{C}$ to $+75^\circ\text{C}$ (regular specifications), $T_a = -40^\circ\text{C}$ to $+85^\circ\text{C}$ (wide-range specifications)

Item		Symbol	Min	Typ	Max	Unit	Test Conditions
Output low voltage	All output pins (except $\overline{\text{RESO}}$) ⁶	V_{OL}	—	—	0.4	V	$I_{OL} = 1.6 \text{ mA}$
	P1 ₇ to P1 ₀ , P2 ₇ to P2 ₀		—	—	1.0		$I_{OL} = 10.0 \text{ mA}$
	$\overline{\text{RESO}}$		—	—	0.4		$I_{OL} = 2.6 \text{ mA}$
Input Leakage current	$\overline{\text{RES}}, \overline{\text{STBY}}$	$ I_{in} $	—	—	10.0	μA	$V_{in} = 0.5 \text{ V}$ to $V_{CC} - 0.5 \text{ V}$,
	$\overline{\text{NMI}}, \text{MD}_{11}, \text{MD}_0$		—	—	1.0		
	P7 ₇ to P7 ₀		—	—	1.0		$V_{in} = 0.5 \text{ V}$ to $AV_{CC} - 0.5 \text{ V}$
Leakage current in three-state (off state)	Ports 1 to 6, 8, 9, A, B, $\overline{\text{RESO}}$ ⁷	$ I_{TSL} $	—	—	1.0	μA	$V_{in} = 0.5 \text{ V}$ to $V_{CC} - 0.5 \text{ V}$ $V_{in} = 0.5 \text{ V}$ to $V_{CC}B - 0.5 \text{ V}$
Input current pull-up MOS current	Ports 1 to 3	$-I_p$	30	—	250	μA	$V_{in} = 0 \text{ V}$
	Ports 6, A, B		60	—	500		
Input capacitance	$\overline{\text{STBY}}$ (F-ZTAT (4) version)	C_{in}	—	—	120	pF	$V_{in} = 0 \text{ V}$, $f = 1 \text{ MHz}$, $T_a = 25^\circ\text{C}$
	$\overline{\text{RES}}, \overline{\text{STBY}}$ (except F-ZTAT version)		—	—	60		
	$\overline{\text{NMI}}, \text{MD}_1$		—	—	50		
	PA ₇ to PA ₄ , P9 ₇ , P8 ₆		—	—	20		
	All input pins other than (4)		—	—	15		
Current Dissipation ²	Normal operation	I_{CC}	—	27	45	mA	$f = 12 \text{ MHz}$
			—	36	60		$f = 16 \text{ MHz}$
	Sleep mode		—	18	30		$f = 12 \text{ MHz}$
			—	24	40		$f = 16 \text{ MHz}$
	Standby modes ³		—	0.01	5.0	μA	$T_a \leq 50^\circ\text{C}$
			—	—	20.0		$50^\circ\text{C} < T_a$

Table 22-2 DC Characteristics (5-V Version) (cont)

Conditions: $V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{CCB} = 5.0 \text{ V} \pm 10\%$, $AV_{CC} = 5.0 \text{ V} \pm 10\%^{*1}$, $AV_{ref} = 4.5 \text{ V}$ to AV_{CC} , $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_a = -20^\circ\text{C}$ to $+75^\circ\text{C}$ (regular specifications), $T_a = -40^\circ\text{C}$ to $+85^\circ\text{C}$ (wide-range specifications)

Item		Symbol	Min	Typ	Max	Unit	Test Conditions
Analog supply current	During A/D conversion	AI_{CC}	—	1.2	2.0	mA	
	During A/D and D/A conversion		—	1.2	2.0		
	A/D and D/A conversion idle		—	0.01	5.0	μA	$AV_{CC} = 2.0 \text{ V}$ to 5.5 V
Reference supply current	During A/D conversion	AI_{ref}	—	0.3	0.6	mA	
	During A/D and D/A conversion		—	1.3	3.0		
	A/D and D/A conversion idle		—	0.01	5.0	μA	$AV_{ref} = 2.0 \text{ V}$ to 5.5 V
Analog supply voltage ^{*1}		AV_{CC}	4.5	—	5.5	V	During operation
			2.0	—	5.5		While idle or when not in use
RAM standby voltage		V_{RAM}	2.0	—	—	V	

- Notes: 1. Even when the A/D and D/A converters are not used, connect AV_{CC} to power supply V_{CC} and keep the applied voltage between 2.0 V and 5.5 V. At this time, make sure $AV_{ref} \cdot AV_{CC}$.
2. Current dissipation values assume that $V_{IH \min} = V_{CC} - 0.5 \text{ V}$, $V_{CCB} - 0.5 \text{ V}$, $V_{IL \max} = 0.5 \text{ V}$, all output pins are in the no-load state, and all input pull-up transistors are off.
3. For these values it is assumed that $V_{RAM} \cdot V_{CC} < 4.5 \text{ V}$ and $V_{IH \min} = V_{CC} \times 0.9$, $V_{CCB} \times 0.9$, $V_{IL \max} = 0.3 \text{ V}$.
4. $P6_7$ to $P6_0$ include supporting module inputs multiplexed with them.
5. IRQ_2 includes $\overline{ADTRG}$ multiplexed with it.
6. Applies when $IICS = IICE = 0$. The output low level is determined separately when the bus drive function is selected.
7. The characteristics of PA_7 to PA_4 , $KEYIN_{15}$ to $KEYIN_{12}$, $P9_2/\overline{WAIT}$, SDA , and $P8_6/IRQ_5/SCK_1$, SCL depend on V_{CCB} ; the characteristics of all other pins depend on V_{CC} .

Table 22-3 DC Characteristics (4-V Version)

Conditions: $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$, $AV_{CCB} = 4.0 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 4.0 \text{ V to } 5.5 \text{ V}^{*1}$, $AV_{ref} = 4.0 \text{ V to } AV_{CC}$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_a = -20^\circ\text{C to } +75^\circ\text{C}$ (regular specifications), $T_a = -40^\circ\text{C to } +85^\circ\text{C}$ (wide-range specifications)

Item		Symbol	Min	Typ	Max	Unit	Test Conditions
Schmitt trigger input voltage	$P6_7$ to $P6_0^{*4}$, (1) ⁷	V_T^-	1.0	—	—	V	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$, $V_{CCB} = 4.5 \text{ V to } 5.5 \text{ V}$
	$\overline{KEYIN}_{15}$ to, $\overline{KEYIN}_8$	V_T^+	—	—	$V_{CC} \times 0.7$ $V_{CCB} \times 0.7$		
	$\overline{IRQ}_2$ to $\overline{IRQ}_6^{*5}$, $\overline{IRQ}_7$ to $\overline{IRQ}_3$	$V_T^+ - V_T^-$	0.4	—	—		
		V_T^-	0.8	—	—		$V_{CC} = 4.0 \text{ V to } 4.5 \text{ V}$, $V_{CCB} = 4.0 \text{ V to } 4.5 \text{ V}$
		V_T^+	—	—	$V_{CC} \times 0.7$ $V_{CCB} \times 0.7$		
		$V_T^+ - V_T^-$	0.3	—	—		
Input high voltage	$\overline{RES}$, $\overline{STBY}$, (2) MD_1 , MD_0 , $\overline{EXTAL}$, $\overline{NMI}$	V_{IH}	$V_{CC} - 0.7$	—	$V_{CC} + 0.3$	V	
	PA_7 to PA_0^{*7}		$V_{CC} \times 0.7$	—	$V_{CC} + 0.3$		
	SCL , SDA		$V_{CCB} \times 0.7$	—	$V_{CCB} + 0.3$		
	$P7_7$ to $P7_0$		2.0	—	$AV_{CC} + 0.3$		
	All input pins other than (1) and (2) above ⁷		2.0	—	$V_{CC} + 0.3$ $V_{CCB} + 0.3$		
Input low voltage	$\overline{RES}$, $\overline{STBY}$, (3) MD_1 , MD_0	V_{IL}	-0.3	—	0.5	V	
	PA_7 to PA_0^{*7}		-0.3	—	1.0		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$, $V_{CCB} = 4.5 \text{ V to } 5.5 \text{ V}$
	SCL , SDA		-0.3	—	0.8		$V_{CC} = 4.0 \text{ V to } 4.5 \text{ V}$, $V_{CCB} = 4.0 \text{ V to } 4.5 \text{ V}$
	All input pins other than (1) and (3) above ⁷		-0.3	—	0.8		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$, $V_{CCB} = 4.5 \text{ V to } 5.5 \text{ V}$
			-0.3	—	0.6		$V_{CC} = 4.0 \text{ V to } 4.5 \text{ V}$, $V_{CCB} = 4.0 \text{ V to } 4.5 \text{ V}$

Table 22-3 DC Characteristics (4-V Version) (cont)

Conditions: $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$, $AV_{CC}B = 4.0 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 4.0 \text{ V to } 5.5 \text{ V}^{*1}$, $AV_{ref} = 4.0 \text{ V to } AV_{CC}$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_a = -20^\circ\text{C to } +75^\circ\text{C}$ (regular specifications), $T_a = -40^\circ\text{C to } +85^\circ\text{C}$ (wide-range specifications)

Item		Symbol	Min	Typ	Max	Unit	Test Conditions
Output high voltage	All output pins (except $\overline{\text{RESO}}$) ^{*6,7}	V_{OH}	$V_{CC} - 0.5$	—	—	V	$I_{OH} = -200 \mu\text{A}$
			$V_{CC}B - 0.5$				$I_{OH} = -1.0 \text{ mA}$, $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$, $V_{CC}B = 4.5 \text{ V to } 5.5 \text{ V}$
			3.5				$I_{OH} = -1.0 \text{ mA}$, $V_{CC} = 4.0 \text{ V to } 4.5 \text{ V}$, $V_{CC}B = 4.0 \text{ V to } 4.5 \text{ V}$
Output low voltage	All output (except $\overline{\text{RESO}}$) ^{*6} pins	V_{OL}	—	—	0.4	V	$I_{OL} = 1.6 \text{ mA}$
	$P1_7$ to $P1_0$, $P2_7$ to $P2_0$		—	—	1.0		$I_{OL} = 10 \text{ mA}$
	$\overline{\text{RESO}}$		—	—	0.4		$I_{OL} = 2.6 \text{ mA}$
Input leakage current	$\overline{\text{RES}}$, STBY	$ I_{in} $	—	—	10.0	μA	$V_{in} = 0.5 \text{ V to } V_{CC} - 0.5 \text{ V}$
	$\overline{\text{NMI}}$, MD_1 , MD_0		—	—	1.0		
	$P7_7$ to $P7_0$		—	—	1.0		$V_{in} = 0.5 \text{ V to } AV_{CC} - 0.5 \text{ V}$
Leakage current in three-state (off state)	Ports 1 to 6, 8, 9 A, B, $\overline{\text{RESO}}$ ⁷ ,	$ I_{TSL} $	—	—	1.0	μA	$V_{in} = 0.5 \text{ V to } V_{CC} - 0.5 \text{ V}$, $V_{in} = 0.5 \text{ V to } V_{CC}B - 0.5 \text{ V}$
Input pull-up MOS current	Ports 1 to 3	$-I_p$	30	—	250	μA	$V_{in} = 0 \text{ V}$, $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$, $V_{CC}B = 4.5 \text{ V to } 5.5 \text{ V}$
	Ports 6, A, B ⁷		60	—	500		
	Ports 1 to 3		20	—	200		$V_{in} = 0 \text{ V}$, $V_{CC} = 4.0 \text{ V to } 4.5 \text{ V}$, $V_{CC}B = 4.0 \text{ V to } 4.5 \text{ V}$
	Ports 6, A, B ⁷		40	—	400		

Table 22-3 DC Characteristics (4-V Version) (cont)

Conditions: $V_{CC} = 4.0\text{ V to }5.5\text{ V}$, $AV_{CCB} = 4.0\text{ V to }5.5\text{ V}$, $AV_{CC} = 4.0\text{ V to }5.5\text{ V}^{*1}$, $AV_{ref} = 4.0\text{ V to }AV_{CC}$, $V_{SS} = AV_{SS} = 0\text{ V}$, $T_a = -20^{\circ}\text{C to }+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C to }+85^{\circ}\text{C}$ (wide-range specifications)

Item		Symbol	Min	Typ	Max	Unit	Test Conditions
Input capacitance	STBY (F-ZTAT version) (4)	C_{in}	—	—	120	pF	$V_{in} = 0\text{ V}$, $f = 1\text{ MHz}$, $T_a = 25^{\circ}\text{C}$
	RES, STBY (except F-ZTAT version)		—	—	60		
	NMI, MD ₁		—	—	50		
	PA ₇ to PA ₄ , P9 ₇ , P8 ₆		—	—	20		
	All input pins other than (4) above		—	—	15		
Current dissipation*2	Normal operation	I_{CC}	—	27	45	mA	$f = 12\text{ MHz}$
			—	36	60		$f = 16\text{ MHz}$, $V_{CC} = 4.5\text{ V to }5.5\text{ V}$
	Sleep mode		—	18	30		$f = 12\text{ MHz}$
			—	24	40		$f = 16\text{ MHz}$, $V_{CC} = 4.5\text{ V to }5.5\text{ V}$
	Standby modes*3		—	0.01	5.0	μA	$T_a = 50^{\circ}\text{C}$
			—	—	20.0		$50^{\circ}\text{C} < T_a$
Analog supply current	During A/D conversion	AI_{CC}	—	1.2	2.0	mA	
	During A/D and D/A conversion		—	1.2	2.0		
	A/D and D/A conversion idle		—	0.01	5.0	μA	$AV_{CC} = 2.0\text{ V to }5.5\text{ V}$
Reference supply current	During A/D conversion	AI_{ref}	—	0.3	0.6	mA	
	During A/D and D/A conversion		—	1.3	3.0		
	A/D and D/A conversion idle		—	0.01	5.0	μA	$AV_{ref} = 2.0\text{ V to }5.5\text{ V}$

Table 22-3 DC Characteristics (4-V Version) (cont)

Conditions: $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$, $AV_{CC}B = 4.0 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 4.0 \text{ V to } 5.5 \text{ V}^{*1}$, $AV_{ref} = 4.0 \text{ V to } AV_{CC}$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_a = -20^{\circ}\text{C to } +75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ (wide-range specifications)

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Analog supply voltage ^{*1}	AV_{CC}	4.0	—	5.5	V	During operation
		2.0	—	5.5		While idle or when not in use
RAM standby voltage	V_{RAM}	2.0	—	—	V	

- Notes: 1. Even when the A/D and D/A converters are not used, connect AV_{CC} to power supply V_{CC} and keep the applied voltage between 2.0 V and 5.5 V. At this time, make sure $AV_{ref} \cdot AV_{CC}$.
2. Current dissipation values assume that $V_{IH\min} = V_{CC} - 0.5 \text{ V}$, $V_{CC}B - 0.5 \text{ V}$, $V_{IL\max} = 0.5 \text{ V}$, all output pins are in the no-load state, and all input pull-up transistors are off.
3. For these values it is assumed that $V_{RAM} \cdot V_{CC} < 4.0 \text{ V}$ and $V_{IH\min} = V_{CC} \times 0.9$, $V_{CC}B \times 0.9$, $V_{IL\max} = 0.3 \text{ V}$.
4. $P6_7$ to $P6_0$ include supporting module inputs multiplexed with them.
5. IRQ_2 includes $\overline{ADTRG}$ multiplexed with it.
6. Applies when $IICS = IICE = 0$. The output low level is determined separately when the bus drive function is selected.
7. The characteristics of PA_7 to PA_4 , $KEYIN_{15}$ to $KEYIN_{12}$, $P9_7/\overline{WAIT}$, SDA, and $P8_6/IRQ_5/SCK_1$, SCL depend on $V_{CC}B$; the characteristics of all other pins depend on V_{CC} .

Table 22-4 DC Characteristics (3-V Version)

Conditions: $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC}B = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}^{*1}$,
 $AV_{ref} = 2.7 \text{ V to } AV_{CC}$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_a = -20^\circ\text{C to } +75^\circ\text{C}$

							Test Conditions
Item		Symbol	Min	Typ	Max	Unit	
Schmitt trigger input voltage	P6 ₇ to P6 ₀ ^{*4} , (1) ^{*7} KEYIN ₁₅ to, KEYIN ₈ , IRQ2 to IRQ0 ^{*5} , IRQ7 to IRQ3	V_T^-	$V_{CC} \times 0.15$ $V_{CC}B \times 0.15$	—	—	V	
		V_T^+	—	—	$V_{CC} \times 0.7$ $V_{CC}B \times 0.7$		
		$V_T^+ - V_T^-$	0.2	—	—		
Input high voltage	RES, STBY, (2) MD ₁ , MD ₀ , EXTAL, NMI	V_{IH}	$V_{CC} \times 0.9$	—	$V_{CC} + 0.3$	V	
	PA ₇ to PA ₀ ^{*7}		$V_{CC} \times 0.7$	—	$V_{CC} + 0.3$		
	SCL, SDA		$V_{CC}B \times 0.7$	—	$V_{CC}B + 0.3$		
	P7 ₇ to P7 ₀		$V_{CC} \times 0.7$	—	$AV_{CC} + 0.3$		
	All input pins other than (1) and (2) above ^{*7}		$V_{CC} \times 0.7$ $V_{CC}B \times 0.7$	—	$V_{CC} + 0.3$ $V_{CC}B + 0.3$		
Input low voltage ^{*4}	RES, STBY, (3) MD ₁ , MD ₀	V_{IL}	-0.3	—	$V_{CC} \times 0.1$	V	
	PA ₇ to PA ₀ ^{*7}		-0.3	—	$V_{CC} \times 0.15$ $V_{CC}B \times 0.15$		
	SCL, SDA		-0.3	—	$V_{CC} \times 0.15$ $V_{CC}B \times 0.15$		
	All input pins other than (1) and (3) above ^{*7}		-0.3	—	$V_{CC} \times 0.15$ $V_{CC}B \times 0.15$		
Output high voltage	All output pins (except RESO) ^{*6,7}	V_{OH}	$V_{CC} - 0.5$ $V_{CC}B - 0.5$	—	—	V	$I_{OH} = -200 \mu\text{A}$
			$V_{CC} - 1.0$ $V_{CC}B - 1.0$	—	—		$I_{OH} = -1 \text{ mA}$
Output low voltage	All output pins (except RESO) ^{*6}	V_{OL}	—	—	0.4	V	$I_{OL} = 0.8 \text{ mA}$
	P1 ₇ to P1 ₀ , P2 ₇ to P2 ₀		—	—	0.4		$I_{OL} = 1.6 \text{ mA}$
	RESO		—	—	0.4		$I_{OL} = 1.6 \text{ mA}$
Input leakage current	RES, STBY	$ I_{in} $	—	—	10.0	μA	$V_{in} = 0.5 \text{ V to } V_{CC} - 0.5 \text{ V}$
	NMI, MD ₁ , MD ₀		—	—	1.0		
	P7 ₇ to P7 ₀		—	—	1.0		$V_{in} = 0.5 \text{ V to } AV_{CC} - 0.5 \text{ V}$

Table 22-4 DC Characteristics (3-V Version) (cont)

Conditions: $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC}B = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}^{*1}$,
 $AV_{ref} = 2.7 \text{ V to } AV_{CC}$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_a = -20^\circ\text{C to } +75^\circ\text{C}$

Item		Symbol	Min	Typ	Max	Unit	Test Conditions
Leakage current in three-state (off state)	Ports 1 to 6, 8, 9, A, B, $\overline{\text{RESO}}^7$	$ I_{TSL} $	—	—	1.0	μA	$V_{in} = 0.5 \text{ V to } V_{CC} - 0.5 \text{ V}$, $V_{in} = 0.5 \text{ V to } V_{CC}B - 0.5 \text{ V}$
Input pull-up MOS current	Ports 1 to 3	$-I_p$	3	—	120	μA	$V_{in} = 0 \text{ V}$, $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$, $V_{CC}B = 2.7 \text{ V to } 3.6 \text{ V}$
	Ports 6, A, B ⁷		30	—	250		
Input capacitance	STBY (F-ZTAT(4) version)	C_{in}	—	—	120	pF	$V_{in} = 0 \text{ V}$, $f = 1 \text{ MHz}$, $T_a = 25^\circ\text{C}$
	$\overline{\text{RES}}$, $\overline{\text{STBY}}$ (except F-ZTAT version)		—	—	60		
	$\overline{\text{NMI}}$, MD_1		—	—	50		
	PA_7 to PA_4 , P9_7 , P8_6		—	—	20		
	All input pins other than (4) above		—	—	15		
Current dissipation ²	Normal operation	I_{CC}	—	7	—	mA	$f = 6 \text{ MHz}$, $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$
			—	12	22		$f = 10 \text{ MHz}$, $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$
			—	25	—		$f = 10 \text{ MHz}$, $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$
	Sleep mode		—	5	—		$f = 6 \text{ MHz}$, $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$
			—	9	16		$f = 10 \text{ MHz}$, $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$
			—	18	—		$f = 10 \text{ MHz}$, $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$
	Standby modes ³		—	0.01	5.0	μA	$T_a \leq 50^\circ\text{C}$
			—	—	20.0		$50^\circ\text{C} < T_a$

Table 22-4 DC Characteristics (3-V Version) (cont)

Conditions: $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC}B = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}^{*1}$,
 $AV_{ref} = 2.7 \text{ V to } AV_{CC}$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_a = -20^{\circ}\text{C to } +75^{\circ}\text{C}$

Item		Symbol	Min	Typ	Max	Unit	Test Conditions
Analog supply current	During A/D conversion	AI_{CC}	—	1.2	2.0	mA	
	During A/D and D/A conversion		—	1.2	2.0		
	A/D and D/A conversion idle		—	0.01	5.0	μA	$AV_{CC} = 2.0 \text{ V to } 5.5 \text{ V}$
Reference supply current	During A/D conversion	AI_{ref}	—	0.3	0.6	mA	
	During A/D and D/A conversion		—	1.3	3.0		
	A/D and D/A conversion idle		—	0.01	5.0	μA	$AV_{ref} = 2.0 \text{ V to } 5.5 \text{ V}$
Analog supply voltage ^{*1}		AV_{CC}	2.7	—	5.5	V	During operation
			2.0	—	5.5		While idle or when not in use
RAM standby voltage		V_{RAM}	2.0	—	—	V	

- Notes: 1. Even when the A/D and D/A converters are not used, connect AV_{CC} to power supply V_{CC} and keep the applied voltage between 2.0 V and 5.5 V. At this time, make sure $AV_{ref} \cdot AV_{CC}$.
2. Current dissipation values assume that $V_{IH \min} = V_{CC} - 0.5 \text{ V}$, $V_{CC}B - 0.5 \text{ V}$, $V_{IL \max} = 0.5 \text{ V}$, all output pins are in the no-load state, and all input pull-up transistors are off.
3. For these values it is assumed that $V_{RAM} \cdot V_{CC} < 2.7 \text{ V}$ and $V_{IH \min} = V_{CC} \times 0.9$, $V_{CC}B \times 0.9$, $V_{IL \max} = 0.3 \text{ V}$.
4. $P6_7$ to $P6_0$ include supporting module inputs multiplexed with them.
5. IRQ_2 includes $\overline{ADTRG}$ multiplexed with it.
6. Applies when $IICS = IICE = 0$. The output low level is determined separately when the bus drive function is selected.
7. The characteristics of PA_7 to PA_4 , $KEYIN_{15}$ to $KEYIN_{12}$, $P9_7/\overline{WAIT}$, SDA , and $P8_6/IRQ_5/SCK_1$, SCL depend on $V_{CC}B$; the characteristics of all other pins depend on V_{CC} .

Table 22-5 Allowable Output Current Values (5-V and 4-V Versions)

Conditions: $V_{CC} = 4.0\text{ V to }5.5\text{ V}$, $V_{CCB} = 4.0\text{ V to }5.5\text{ V}$, $AV_{CC} = 4.0\text{ V to }5.5\text{ V}$, $AV_{ref} = 4.0\text{ V to }AV_{CC}$, $V_{SS} = AV_{SS} = 0\text{ V}$, $T_a = -20^{\circ}\text{C to }+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C to }+85^{\circ}\text{C}$ (wide-range specifications)

Item		Symbol	Min	Typ	Unit	Max
Allowable output low current (per pin)	SCL, SDA, PA ₄ to PA ₇ (bus drive selection)	I_{OL}	—	—	20	mA
	Ports 1 and 2		—	—	10	
	RESO		—	—	3	
	Other output pins		—	—	2	
Allowable output low current (total)	Ports 1 and 2, total	ΣI_{OL}	—	—	80	mA
	Total of all output		—	—	120	
Allowable output high current (per pin)	All output pins	$-I_{OH}$	—	—	2	mA
Allowable output high current (total)	Total of all output	$\Sigma -I_{OH}$	—	—	40	mA

Table 22-6 Allowable Output Current Values (3-V Version)

Conditions: $V_{CC} = 2.7\text{ V to }5.5\text{ V}$, $V_{CCB} = 2.7\text{ to }5.5\text{ V}$, $AV_{CC} = 2.7\text{ V to }5.5\text{ V}$, $AV_{ref} = 2.7\text{ V to }AV_{CC}$, $V_{SS} = AV_{SS} = 0\text{ V}$, $T_a = -20^{\circ}\text{C to }+75^{\circ}\text{C}$

Item		Symbol	Min	Typ	Max	Unit
Allowable output low current (per pin)	SCL, SDA, PA ₄ to PA ₇ (bus drive selection)	I_{OL}	—	—	10	mA
	Ports 1 and 2		—	—	2	
	RESO		—	—	1	
	Other output pins		—	—	1	
Allowable output low current (total)	Ports 1 and 2, total	ΣI_{OL}	—	—	40	mA
	Total of all output		—	—	60	
Allowable output high current (per pin)	All output pins	$-I_{OH}$	—	—	2	mA
Allowable output high current (total)	Total of all output	$\Sigma -I_{OH}$	—	—	30	mA

Note: To avoid degrading the reliability of the chip, be careful not to exceed the output current values in tables 22-5 and 22-6. In particular, when driving a darlington transistor pair or LED directly, be sure to insert a current-limiting resistor in the output path. See figures 22-1 and 22-2.




Figure 22-1 Example of Circuit for Driving a Darlington Transistor (5-V Version)




Figure 22-2 Example of Circuit for Driving an LED (5-V Version)

Table 22-7 Bus Drive Characteristics

Conditions: $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = -20^\circ\text{C to } +75^\circ\text{C}$

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Output low level voltage SCL, SDA PA ₄ to PA ₇ (bus drive selection)	V_{OL}	—	—	0.5	V	$V_{CC}B = 5 \text{ V} \pm 10\%$ $I_{OL} = 16 \text{ mA}$
		—	—	0.5		$V_{CC}B = 2.7 \text{ V to } 5.5 \text{ V}$ $I_{OL} = 8 \text{ mA}$

22.2.2 AC Characteristics

The AC characteristics are listed in four tables. Bus timing parameters are given in table 22-8, control signal timing parameters in table 22-9, timing parameters of the on-chip supporting modules in table 22-10, I²C bus timing parameters in table 22-11, and external clock output stabilization delay time in table 22-12.

Table 22-8 Bus Timing

Condition A: $V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{CCB} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $\phi = 2.0 \text{ MHz}$ to maximum operating frequency, $T_a = -20$ to $+75^\circ\text{C}$ (regular specifications), $T_a = -40$ to $+85^\circ\text{C}$ (wide-range specifications)

Condition B: $V_{CC} = 4.0 \text{ V}$ to 5.5 V , $V_{CCB} = 4.0 \text{ V}$ to 5.5 V , $V_{SS} = 0 \text{ V}$, $\phi = 2.0 \text{ MHz}$ to maximum operating frequency, $T_a = -20$ to $+75^\circ\text{C}$ (regular specifications), $T_a = -40$ to $+85^\circ\text{C}$ (wide-range specifications)

Condition C: $V_{CC} = 2.7 \text{ V}$ to 5.5 V , $V_{CCB} = 2.7 \text{ V}$ to 5.5 V , $V_{SS} = 0 \text{ V}$, $\phi = 2.0 \text{ MHz}$ to maximum operating frequency, $T_a = -20$ to $+75^\circ\text{C}$

Item	Symbol	Condition C		Condition B		Condition A		Unit	Test Conditions
		10 MHz		12 MHz		16 MHz			
		Min	Max	Min	Max	Min	Max		
Clock cycle time	t _{CYC}	100	500	83.3	500	62.5	500	ns	Fig. 22-4
Clock pulse width low	t _{CL}	30	—	30	—	20	—	ns	
Clock pulse width high	t _{CH}	30	—	30	—	20	—	ns	
Clock rise time	t _{Cr}	—	20	—	10	—	10	ns	
Clock fall time	t _{Cf}	—	20	—	10	—	10	ns	
Address delay time	t _{AD}	—	50	—	35	—	30	ns	
Address hold time	t _{AH}	20	—	15	—	10	—	ns	
Address strobe delay time	t _{ASD}	—	50	—	35	—	30	ns	
Write strobe delay time	t _{WSD}	—	50	—	35	—	30	ns	
Strobe delay time	t _{SD}	—	50	—	35	—	30	ns	
Write strobe pulse width* ¹	t _{WSW}	110	—	90	—	60	—	ns	
Address setup time 1* ¹	t _{AS1}	15	—	10	—	10	—	ns	
Address setup time 2* ¹	t _{AS2}	65	—	50	—	40	—	ns	
Read data setup time	t _{RDS}	35	—	20	—	20	—	ns	
Read data hold time* ¹	t _{RDH}	0	—	0	—	0	—	ns	
Read data access time* ¹	t _{ACC}	—	170	—	160	—	110	ns	
Write data delay time	t _{WDD}	—	80/75* ²	—	65/60* ²	—	60	ns	
Write data setup time	t _{WDS}	0/5* ²	—	0/5* ²	—	0/5* ²	—	ns	
Write data hold time	t _{WDH}	20	—	20	—	20	—	ns	
Wait setup time	t _{WTS}	40	—	35	—	30	—	ns	Fig. 22-5
Wait hold time	t _{WTH}	10	—	10	—	10	—	ns	

Notes: *¹ Values at maximum operating frequency

*² H8/3437 F-ZTAT version/other products

Condition A:	$V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{CCB} = 5.0\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $\phi = 2.0\text{ MHz}$ to maximum operating frequency, $T_a = -20^\circ\text{C}$ to $+75^\circ\text{C}$ (regular specifications), $T_a = -40^\circ\text{C}$ to $+85^\circ\text{C}$ (wide-range specifications)
Condition B:	$V_{CC} = 4.0\text{ V}$ to 5.5 V , $V_{CCB} = 4.0\text{ V}$ to 5.5 V , $V_{SS} = 0\text{ V}$, $\phi = 2.0\text{ MHz}$ to maximum operating frequency, $T_a = -20^\circ\text{C}$ to $+75^\circ\text{C}$ (regular specifications), $T_a = -40^\circ\text{C}$ to $+85^\circ\text{C}$ (wide-range specifications)
Condition C:	$V_{CC} = 2.7\text{ V}$ to 5.5 V , $V_{CCB} = 2.7\text{ V}$ to 5.5 V , $V_{SS} = 0\text{ V}$, $\phi = 2.0\text{ MHz}$ to maximum operating frequency, $T_a = -20^\circ\text{C}$ to $+75^\circ\text{C}$

- **Measurement Conditions for AC Characteristics**



Table 22-10 Timing Conditions of On-Chip Supporting Modules

Condition A: $V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{CCB} = 5.0\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $\phi = 2.0\text{ MHz}$ to maximum operating frequency, $T_a = -20^\circ\text{C}$ to $+75^\circ\text{C}$ (regular specifications), $T_a = -40^\circ\text{C}$ to $+85^\circ\text{C}$ (wide-range specifications)

Condition B: $V_{CC} = 4.0\text{ V}$ to 5.5 V , $V_{CCB} = 4.0\text{ V}$ to 5.5 V , $V_{SS} = 0\text{ V}$, $\phi = 2.0\text{ MHz}$ to maximum operating frequency, $T_a = -20^\circ\text{C}$ to $+75^\circ\text{C}$ (regular specifications), $T_a = -40^\circ\text{C}$ to $+85^\circ\text{C}$ (wide-range specifications)

Condition C: $V_{CC} = 2.7\text{ V}$ to 5.5 V , $V_{CCB} = 2.7\text{ V}$ to 5.5 V , $V_{SS} = 0\text{ V}$, $\phi = 2.0\text{ MHz}$ to maximum operating frequency, $T_a = -20^\circ\text{C}$ to $+75^\circ\text{C}$

			Condition C		Condition B		Condition A			Test Conditions
			10 MHz	12 MHz Test	16 MHz					
Item		Symbol	Min	Max	Min	Max	Min	Max	Unit	
FRT	Timer output delay time	t _{FOD}	—	150	—	100	—	100	ns	Fig. 22-10
	Timer input setup time	t _{FTIS}	80	—	50	—	50	—	ns	
	Timer clock input setup time	t _{FTCS}	80	—	50	—	50	—	ns	Fig. 22-11
	Timer clock pulse width	t _{FTCWH} t _{FTCWL}	1.5	—	1.5	—	1.5	—	t _{cyc}	
TMR	Timer output delay time	t _{TMOD}	—	150	—	100	—	100	ns	Fig. 22-12
	Timer reset input setup time	t _{TMRS}	80	—	50	—	50	—	ns	Fig. 22-14
	Timer clock input setup time	t _{TMCS}	80	—	50	—	50	—	ns	Fig. 22-13
	Timer clock pulse width (single edge)	t _{TMCWH}	1.5	—	1.5	—	1.5	—	t _{cyc}	
	Timer clock pulse width (both edges)	t _{TMCWL}	2.5	—	2.5	—	2.5	—	t _{cyc}	
PWM	Timer output delay time	t _{PWOOD}	—	150	—	100	—	100	ns	Fig. 22-15
SCI	Input clock (Async)	t _{Scyc}	4	—	4	—	4	—	t _{cyc}	Fig. 22-16
	cycle (Sync)	t _{Scyc}	6	—	6	—	6	—	t _{cyc}	
	Transmit data delay time (Sync)	t _{TXD}	—	200	—	100	—	100	ns	
	Receive data setup time (Sync)	t _{RXS}	150	—	100	—	100	—	ns	
	Receive data hold time (Sync)	t _{RXH}	150	—	100	—	100	—	ns	
	Input clock pulse width	t _{SCKW}	0.4	0.6	0.4	0.6	0.4	0.6	t _{Scyc}	Fig. 22-17

Table 22-10 Timing Conditions of On-Chip Supporting Modules (cont)

Condition A: $V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{CC}B = 5.0 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $\phi = 2.0 \text{ MHz}$ to maximum operating frequency, $T_a = -20^\circ\text{C}$ to $+75^\circ\text{C}$ (regular specifications),
 $T_a = -40^\circ\text{C}$ to $+85^\circ\text{C}$ (wide-range specifications)

Condition B: $V_{CC} = 4.0 \text{ V}$ to 5.5 V , $V_{CC}B = 4.0 \text{ V}$ to 5.5 V , $V_{SS} = 0 \text{ V}$, $\phi = 2.0 \text{ MHz}$ to maximum operating frequency, $T_a = -20^\circ\text{C}$ to $+75^\circ\text{C}$ (regular specifications),
 $T_a = -40^\circ\text{C}$ to $+85^\circ\text{C}$ (wide-range specifications)

Condition C: $V_{CC} = 2.7 \text{ V}$ to 5.5 V , $V_{CC}B = 2.7 \text{ V}$ to 5.5 V , $V_{SS} = 0 \text{ V}$, $\phi = 2.0 \text{ MHz}$ to maximum operating frequency, $T_a = -20^\circ\text{C}$ to $+75^\circ\text{C}$

		Condition C		Condition B		Condition A				Conditio	
		10 MHzTest		12 MHz		16 MHz					
Item		Symbol	Min	Max	Min	Max	Min	Max	Unit	ns	
Ports	Output data delay time	t _{PWD}	—	150	—	100	—	100	ns	Fig. 22-18	
	Input data setup time	t _{PRS}	80	—	50	—	50	—	ns		
	Input data hold time	t _{PRH}	80	—	50	—	50	—	ns		
HIF read cycle	$\overline{CS}/HA_0$ setup time	t _{HAR}	10	—	10	—	10	—	ns	Fig. 22-19	
	$\overline{CS}/HA_0$ hold time	t _{HRA}	10	—	10	—	10	—	ns		
	$\overline{IOR}$ pulse width	t _{HBPW}	220	—	120	—	120	—	ns		
	HDB delay time	t _{HBD}	—	200	—	100	—	100	ns		
	HDB hold time	t _{HBF}	0	40	0	25	0	25	ns		
	HIRQ delay time	t _{HIRQ}	—	200	—	120	—	120	ns		
HIF write cycle	$\overline{CS}/HA_0$ setup time	t _{HAW}	10	—	10	—	10	—	ns	Fig. 22-20	
	$\overline{CS}/HA_0$ hold time	t _{HWA}	10	—	10	—	10	—	ns		
	$\overline{IOW}$ pulse width	t _{HWPW}	100	—	60	—	60	—	ns		
	HDB setup time	High-speed GATE A ₂₀ not used	t _{HDW}	50	—	30	—	30	—		ns
		High-speed GATE A ₂₀ used		85	—	55	—	45	—		
	HDB hold time	t _{HWD}	25	—	15	—	15	—	ns		
	GA ₂₀ delay time	t _{HGA}	—	180	—	90	—	90	ns		

Table 22-11 I²C Bus Timing

Conditions: $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{CCB} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = -20^\circ\text{C to } +75^\circ\text{C}$

Item	Symbol	Min	Typ	Max	Unit	Test Conditions	Note
SCL clock cycle time	t_{SCL}	$12 t_{cyc}$	—	—	ns		Fig. 22-21
SCL clock high pulse width	t_{SCLH}	$3 t_{cyc}$	—	—	ns		
SCL clock low pulse width	t_{SCLL}	$5 t_{cyc}$	—	—	ns		
SCL and SDA rise time	t_{Sr}	—	—	1000	ns	Normal mode 100 kbits/s (max)	
		$20 + 0.1C_b$	—	300		High-speed mode 400 kbits/s (max)	
SCL and SDA fall time	t_{Sf}	—	—	300	ns	Normal mode 100 kbits/s (max)	
		$20 + 0.1C_b$	—	300		High-speed mode 400 kbits/s (max)	
SDA bus-free time	t_{BUF}	$7 t_{cyc} - 300$	—	—	ns		
SCL start condition hold time	t_{STAH}	$3 t_{cyc}$	—	—	ns		
SCL resend start condition setup time	t_{STAS}	$3 t_{cyc}$	—	—	ns		
SDA stop condition setup time	t_{STOS}	$3 t_{cyc}$	—	—	ns		
SDA data setup time	t_{SDAS}	$1 t_{cyc} + 10$	—	—	ns		
SDA data hold time	t_{SDAH}	0	—	—	ns		
SDA load capacitance	C_b	—	—	400	pF		

Table 22-12 External Clock Output Stabilization Delay Time

Conditions: $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_a = -40^\circ\text{C to } +85^\circ\text{C}$

Item	Symbol	Min	Max	Unit	Notes
External clock output stabilization delay time	t_{DEXT}^*	500	—	μs	Figure 22-23

Note: * t_{DEXT} includes a $10 t_{cyc}$ RES pulse width (t_{RESW}).

22.2.3 A/D Converter Characteristics

Table 22-13 lists the characteristics of the on-chip A/D converter.

Table 22-13 A/D Converter Characteristics

Condition A:	$V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{CCB} = 5.0\text{ V} \pm 10\%$, $AV_{CC} = 5.0\text{ V} \pm 10\%$, $AV_{ref} = 4.5\text{ V}$ to AV_{CC} , $V_{SS} = AV_{SS} = 0\text{ V}$, $\phi = 2.0\text{ MHz}$ to maximum operating frequency, $T_a = -20$ to $+75^\circ\text{C}$ (regular specifications), $T_a = -40$ to $+85^\circ\text{C}$ (wide-range specifications)
Condition B:	$V_{CC} = 4.0\text{ V}$ to 5.5 V , $V_{CCB} = 4.0\text{ V}$ to 5.5 V , $AV_{CC} = 4.0\text{ V}$ to 5.5 V , $AV_{ref} = 4.0\text{ V}$ to AV_{CC} , $V_{SS} = AV_{SS} = 0\text{ V}$, $\phi = 2.0\text{ MHz}$ to maximum operating frequency, $T_a = -20$ to $+75^\circ\text{C}$ (regular specifications), $T_a = -40$ to $+85^\circ\text{C}$ (wide-range specifications)
Condition C:	$V_{CC} = 2.7\text{ V}$ to 5.5 V , $V_{CCB} = 2.7\text{ V}$ to 5.5 V , $AV_{CC} = 2.7\text{ V}$ to 5.5 V , $AV_{ref} = 2.7\text{ V}$ to AV_{CC} , $V_{SS} = AV_{SS} = 0\text{ V}$, $\phi = 2.0\text{ MHz}$ to maximum operating frequency, $T_a = -20$ to $+75^\circ\text{C}$

Item	Condition C			Condition B			Condition A			Unit
	10 MHz			12 MHz			16 MHz			
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Resolution	10	10	10	10	10	10	10	10	10	Bits
Conversion (single mode)*	—	—	13.4	—	—	11.2	—	—	8.4	μs
Analog input capacitance	—	—	20	—	—	20	—	—	20	pF
Allowable signal source impedance	—	—	5	—	—	10	—	—	10	k•
Nonlinearity error	—	—	±6.0	—	—	±3.0	—	—	±3.0	LSB
Offset error	—	—	±4.0	—	—	±3.5	—	—	±3.5	LSB
Full-scale error	—	—	±4.0	—	—	±3.5	—	—	±3.5	LSB
Quantizing error	—	—	±0.5	—	—	±0.5	—	—	±0.5	LSB
Absolute accuracy	—	—	±8.0	—	—	±4.0	—	—	±4.0	LSB

Note: * Values at maximum operating frequency

22.2.4 D/A Converter Characteristics

Table 22-14 lists the characteristics of the on-chip D/A converter.

Table 22-14 D/A Converter Characteristics

Condition A:	$V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{CCB} = 5.0 \text{ V} \pm 10\%$, $AV_{CC} = 5.0 \text{ V} \pm 10\%$, $AV_{ref} = 4.5 \text{ V}$ to AV_{CC} , $V_{SS} = AV_{SS} = 0 \text{ V}$, $\phi = 2.0 \text{ MHz}$ to maximum operating frequency, $T_a = -20$ to $+75^\circ\text{C}$ (regular specifications), $T_a = -40$ to $+85^\circ\text{C}$ (wide-range specifications)
Condition B:	$V_{CC} = 4.0 \text{ V}$ to 5.5 V , $V_{CCB} = 4.0 \text{ V}$ to 5.5 V , $AV_{CC} = 4.0 \text{ V}$ to 5.5 V , $AV_{ref} = 4.0 \text{ V}$ to AV_{CC} , $V_{SS} = AV_{SS} = 0 \text{ V}$, $\phi = 2.0 \text{ MHz}$ to maximum operating frequency, $T_a = -20$ to $+75^\circ\text{C}$ (regular specifications), $T_a = -40$ to $+85^\circ\text{C}$ (wide-range specifications)
Condition C:	$V_{CC} = 2.7 \text{ V}$ to 5.5 V , $V_{CCB} = 2.7 \text{ V}$ to 5.5 V , $AV_{CC} = 2.7 \text{ V}$ to 5.5 V , $AV_{ref} = 2.7 \text{ V}$ to AV_{CC} , $V_{SS} = AV_{SS} = 0 \text{ V}$, $\phi = 2.0 \text{ MHz}$ to maximum operating frequency, $T_a = -20$ to $+75^\circ\text{C}$

Item	Condition C			Condition B			Condition A			Unit	Test Conditions
	10 MHz			12MHz			16 MHz				
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
Resolution	8	8	8	8	8	8	8	8	8	Bits	
Conversion time (settling time)	—	—	10.0	—	—	10.0	—	—	10.0	μs	30 pF load capacitance
Absolute accuracy	—	±2.0	±3.0	—	±1.0	±1.5	—	±1.0	±1.5	LSB	2 M• load resistance
	—	—	±2.0	—	—	±1.0	—	—	±1.0	LSB	4 M• load resistance

22.3 MCU Operational Timing

This section provides the following timing charts:

22.3.1 Bus Timing	Figures 22-4 to 22-5
22.3.2 Control Signal Timing	Figures 22-6 to 22-9
22.3.3 16-Bit Free-Running Timer Timing	Figures 22-10 to 22-11
22.3.4 8-Bit Timer Timing	Figures 22-12 to 22-14
22.3.5 PWM Timer Timing	Figure 22-15
22.3.6 SCI Timing	Figures 22-16 to 22-17
22.3.7 I/O Port Timing	Figure 22-18
22.3.8 Host Interface Timing	Figures 22-19 and 22-20
22.3.9 I ² C Bus Timing	Figure 22-21
22.3.10 Reset Output Timing	Figure 22-22
22.3.11 External Clock Output Timing	Figure 22-23

22.3.1 Bus Timing

(1) Basic Bus Cycle (without Wait States) in Expanded Modes




Figure 22-4 Basic Bus Cycle (without Wait States) in Expanded Modes

(2) Basic Bus Cycle (with 1 Wait State) in Expanded Modes




Figure 22-5 Basic Bus Cycle (with 1 Wait State) in Expanded Modes

22.3.2 Control Signal Timing

(1) Reset Input Timing




Figure 22-6 Reset Input Timing

(2) Interrupt Input Timing




Figure 22-7 Interrupt Input Timing

(3) Clock Settling Timing




Figure 22-8 Clock Settling Timing

(4) Clock Settling Timing for Recovery from Software Standby Mode




Figure 22-9 Clock Settling Timing for Recovery from Software Standby Mode

22.3.3 16-Bit Free-Running Timer Timing

(1) Free-Running Timer Input/Output Timing




Figure 22-10 Free-Running Timer Input/Output Timing

(2) External Clock Input Timing for Free-Running Timer




Figure 22-11 External Clock Input Timing for Free-Running Timer

22.3.4 8-Bit Timer Timing

(1) 8-Bit Timer Output Timing




Figure 22-12 8-Bit Timer Output Timing

(2) 8-Bit Timer Clock Input Timing




Figure 22-13 8-Bit Timer Clock Input Timing

(3) 8-Bit Timer Reset Input Timing




Figure 22-14 8-Bit Timer Reset Input Timing

22.3.5 Pulse Width Modulation Timer Timing




Figure 22-15 PWM Timer Output Timing

22.3.6 Serial Communication Interface Timing

(1) SCI Input/Output Timing




Figure 22-16 SCI Input/Output Timing (Synchronous Mode)

(2) SCI Input Clock Timing




Figure 22-17 SCI Input Clock Timing

22.3.7 I/O Port Timing




Figure 22-18 I/O Port Input/Output Timing

22.3.8 Host Interface Timing

(1) Host Interface Read Timing




Figure 22-19 Host Interface Read Timing

(2) Host Interface Write Timing




Figure 22-20 Host Interface Write Timing

22.3.9 I²C Bus Timing (Option)




Figure 22-21 I²C Bus Interface I/O Timing

22.3.10 Reset Output Timing




Figure 22-22 Reset Output Timing

22.3.11 External Clock Output Timing




Figure 22-23 External Clock Output Stabilization Delay Time