

National Semiconductor

NM95MS16 Plug and Play Front-End Devices for ISA-BUS Systems

General Description


The NM95MS16 is the smaller of a family of devices designed to provide complete Plug and Play Capability for ISA bus systems. The NM95MS16 includes the necessary state machine logic to manage the Plug and Play protocol in addition to switches for steering Interrupt and DMA requests. It also features a built-in 2 kbits of serial EEPROM for storing the resource data specified in the Plug and Play Standard. In addition, 4 kbits of EEPROM is available for use by other on-board logic. This device provides a "truly complete" single-chip solution for implementing Plug and Play on ISA-Bus Adapter cards. The NM95MS16 supports one logical device with a flexible choice of DMA/IRQ selection and I/O Chipselect generation as well as offering 16-bit addressing in Mode 1.

NM95MS16 is implemented using National's Advanced CMOS process and operates single power supply. The NM95MS16 is available in a 48-pin TQFP package and 52-pin PLCC package.

Features

- Complete Implementation of Plug and Play Standard
 Direct interface to ISA bus
- Two modes of operation
 - DMA mode
 - Extended Interrupt mode (Windows® 95 logo compatible)
- 6 or 8 ISA bus interrupt lines and 2 DRQ/DACK lines supported
- On-chip EEPROM for resource request table
- Additional 4 kbits of on-chip EEPROM available for external access
- 24 mA Drivers for Data outputs
- Complete compliance to ISA PnP specification (Ver. 1.0A)
- 48-Pin TQFP, and 52-Pin PLCC Packages


Block Diagram




TL/D/12601-1

Connection Diagrams





Order Number NM95MS16VBH



Order Number NM95MS16V

TL/D/12601-2

TL/D/12601-3

6501156	0075058	981	
---------	---------	-----	--

Signals	Туре	Description
SA<11:0>	ı	Address inputs from the ISA bus.
IORD*	ı	I/O read strobe from the ISA bus.
IOWR*	1	I/O write strobe from the ISA bus.
AEN	1	Address Enable from ISA Bus—used in conjunction with DMA.
SD<7:0>	1/0	Data bus—lower byte—from/to the ISA bus.
OSC (Note 1)	1	"OSC" clock from the ISA bus—used for internal state machines.
RSTDRV	1	Reset input from the ISA bus.
CS	1	Chip select for Microwire port. There should be a pull down resistor of 4.7k on CS pin if unused externally.
SK, DI	Ī	Clock and Data input lines for Microwire bus connection to access a portion (4k) on chip EEPROM.
DO	0	Data output line for the Microwire interface detailed above.
IRQOUT<5:0>	0	Connection to ISA bus interrupt request pins. On-chip interrupt request(s) may be connected to any 6 of the ISA IRQ lines.
IRQIN<1:0>	1 '	Interrupt request from on-board logic
DRQin/SA<15>	ı	DMA request from on-board logic, or Address input from ISA bus depending on mode selected.
DACKOUT*/IOCS2*	0	DMA Acknowledge for on-board logic or Programmable chipselect (2) depending on mode selected.
ISADRQ<1:0>/ IRQOUT<7:6>	0	Connection for two ISA bus DMA Request lines, or additional interrupt request lines depending on the mode selected.
ISADACK<1:0>*/ SA<13:12>	1	DMA Acknowledge from the ISA bus or additional address lines depending on the mode selected.
IOCS<1:0>*	0	Programmable chip selects to address on-board peripheral.
IRQIN<1>/SA<14>	ı	Interrupt request from on board logic or Address input from ISA bus depending on mode selected.

^{*}Signal name with a "*" means its an active low signal.

Note 1: "OSC" clock from ISA Bus is fixed at a standard frequency of 14.318 MHz. NM95MS16 is designed and tested for 14.318 MHz. However NM95MS16 can handle frequencies up to 24 MHz though it is not 100% tested.

Pinout Details for the NM95MS16

Mode 00 = DMA Mode; Mode 01 = Extended interrupt Mode

	mode 00 - DMA MO	
TQFP Pin	DMA Mode	Ext.Intr.Mode
11	RSTDRV	RSTDRV
2	IOCS1*	IOCS1*
3	IOCS0*	IOCS0*
4	IORD*	IORD*
5	IOWR*	IOWR*
6	V _{CC}	V _{CC}
7	DRQIN	SA15
8	DACKOUT*	IOCS2*
9	GND	GND
10	IRQIN1	SA14
11	IRQIN0	IRQIN0
12	IRQOUT5	IRQOUT5
13	IRQOUT4	IRQOUT4
14	IRQOUT3	IRQOUT3
15	IRQOUT2	IRQOUT2
16	IRQOUT1	IRQOUT1
17	IRQOUT0	IRQOUT0
18	ISADRQ0	IRQOUT6
19	ISADRQ1	IRQOUT7
20	ISADACK0*	SA12
21	ISADACK1*	SA13
22	CS	CS
23	sĸ	SK
24	SA0	SA0

Extended interrupt Mode				
TQFP Pin	DMA Mode	Ext.intr.Mode		
25	SA1	SA1		
26	SA2	SA2		
27	SA3	SA3		
28	SA4	SA4		
29	GND	GND		
30	SA5	SA5		
31	SA6	SA6		
32	SA7	SA7		
33	SA8	SA8		
34	SA9	SA9		
35	SA10	SA10		
36	SA11	SA11		
37	DI ,	. DI		
38	DO	DO		
39	AEN	AEN		
40	osc	OSC		
41	SD0	SD0		
42	SD1	SD1		
43	SD2	SD2		
44	SD3	SD3		
45	SD4	SD4		
46	SD5	SD5		
47	SD6	SD6		
48	SD7	SD7		

Note: Mode selection (00 or 01) is done by setting MS bits in the EEPROM configuration register. Detailed information about this is described in User's Guide.

Absolute Maximum Ratings

Ambient Storage Temperature

-65°C to +150°C

All Input or Output Voltages with Respect to Ground

Lead Temperature (Soldering, 10 seconds)

ESD Rating

 V_{CC} + 1V to -0.3V

+300°C 2000V Min

Operating Conditions

Ambient Operating Temperature NM95MS16

Positive Power Supply (VCC)

0°C to +70°C 4.5V to 5.5V

DC Electrical Characteristics

Symbol Parameter		Test Conditions	Limits			
	Parameter		Min	Typ (Note 1)	Max	Units
ICCA	Active Power Supply Current	f _{SCL} = 100 kHz			15	mA
I _{LI}	Input Leakage Current	V _{IN} = GND or V _{CC}		0.2	15	μΑ
ILO	Output Leakage Current	$V_{OUT} = GND \text{ to } V_{CC}$			15	μΑ
V _{IL}	Input Low Voltage			-0.1	0.8	V
V _{IH}	Input High Voltage		2.0		V _{CC} + 1.0	V
V _{OL}	Output Low Voltage	I _{OL} = 24 mA (Note 3) I _{OL} = 2.1 mA (Note 4)			0.4	- · · v
V _{OH}	Output High Voltage	$I_{OH} = -3 \text{ mA (Note 3)}$ $I_{OH} = -400 \mu \text{A (Note 4)}$	2.4 2.4			V V

$\textbf{Capacitance} \; T_{A} = \, +\, 25^{\circ}\text{C, f} = \, 1.0 \; \text{MHz, V}_{CC} = \, 5\text{V}$

Symbol	nol Test		Max	Units	
C _{I/O} (Note 2)	Input/Output Capacitance	Conditions V _{I/O} = 0V	8	pF	
C _{IN} (Note 2)	Input Capacitance	$V_{IN} = 0V$	6	pF	
C _{OUT} (Note 2)	Output Capacitance	V _{OUT} = 0V	6	pF	

Note 1: Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage (5V).

Note 2: This parameter is periodically sampled and not 100% tested.


Note 3: These values are for ISA signals like SD[0:7], IRQx, DRQx.

Note 4: These values are for card signal like IOCS[0:3]*, DO(EEPROM).

AC Electrical Characteristics


Symbol	Parameter	Min	Max	Unit
t _{AEN}	AEN Valid to Command Active	100		ns
t _{AC}	Address Valid to Command Active	88		ns
t _{RVD}	Active Read to Valid Data		200	ns
t _{AH}	Address, AEN Hold from Inactive Command	30		ns
t _{RDH}	Read Data Hold from Inactive Read		5	ns
two	Write Data Valid before Write Active	22		ns
twoH	Write Data Hold after Write Inactive	25		ns
tcsa	Chip Selects Valid from Address Valid	5	25	пѕ
tcsc	Chip Selects Valid from Command Active	5	25	пѕ
t _{IDD}	Propagation Delay for IRQ/DRQ/DACK	5	25	пѕ

Timing Diagrams




TL/D/12601-4

Decode Delay for Chipselect Generation



Propagation Delay for IRQ/DRQ/DACK



TL/D/12601-6

INTRODUCTION

The NM95MS16 is a single-chip solution for the ISA Plug and Play (PnP) specification. It implements the complete state machine and the necessary logic for supporting configurable Interrupts and DMA channels on the ISA bus for one logical device. Apart from providing "PnP" capability, it has built-in EEPROM that eliminates external EEPROM. This device is available in a space saving 48-pin Thin Quad Flat Pack (TQFP) package.

Functional Description


NM95MS16 has two modes of operation, viz, "DMA mode" and "Extended Interrupt mode". These modes are programmed using the mode select (MS) bits in one of the

configuration registers (Refer to the NM95MS14 User's guide for detailed information). Each of these modes are discussed below.

DMA Mode

In the DMA mode, support is provided for

- A) One on-board DMA request that is switchable to any two DMA channels on the ISA bus.
- B) Two on-board interrupt request lines switchable to any six IRQ lines on the ISA bus.
- C) Two programmable I/O chip selects for on-board logic. Figure 1 shows a Block Diagram of NM95MS16 configured for DMA Mode.



TL/D/12601~7


TL/D/12601-8

Extended Interrupt Mode

In the Ext.Int. mode, support is provided for:

- A) Two on-board interrupt request lines switchable to any eight IRQ lines on the ISA bus.
- B) Three programmable I/O chip selects for on-board logic.
- C) ISA address SA12-SA15 are also included for extended decode.

Figure 2 shows a Block Diagram of NM95MS16 configured for Extended Interrupt Mode.



Chipselect Generation

Individual I/O chipselect can be generated in the following two ways:

B) Address Decode qualified by Command (IORD*, IOWR*).

A) Address Decode only

On-Chip EEPROM

NM95MS16 has 6 kbits of EEPROM on chip. All the PnP resource data structure for the logical device is stored in this EEPROM. Of the 6 kbits, 4 kbits are available for the logical device's external usage. The logical device can access the EEPROM through a microwire port, which is essentially a 4-wire serial bus. The pins CS, SK, DI and DO follow the exact timing as the standard microwire bus and are compati-

ble to the NM93Cxx family of EEPROMs.

EEPROM Programming

The entire 6 kbits of EEPROM can be programmed through the ISA bus. The EEPROM can be programmed by putting the device (NM95MS16) in the Config. state (as defined in the PnP standard). Under this state 4 registers at address 0xF0-0xF3 are accessible to program the EEPROM. The data to be programmed is loaded in register at address 0xF3 and 0xF2 (LSB and MSB respectively). The address to be programmed is loaded in register at address 0xF1. The Ninth bit of address for 6 kbits of memory is provided through the register at address 0xF0. Both read write are possible. The actual operation does not begin until Go Ahead (GA) bit is set. Programming a word takes approximately 10 ms. The status of the operation can be polled by the Status bit. This bit is set when the operation is in progress and will be reset when complete. The register at address 0xF0 is the STATUS and COMMAND register. This is the handshake register in programming the EEPROM and is explained below in a tabular format.

STATUS and COMMAND Register	0xF0	Bit[1:0]	—OP Code bits	10 - Read operation	
				01 - Write operation	
				11 - Erase operation	
		Bit[2]	-GA(Go ahead bits)		
			If set to 1 the pro	ogramming will continue.	
	Bit[3]		—Status/Busy bit		
			"1" if busy, "0" i	"1" if busy, "0" is done.	
		Bit[6:4]	—Reserved, should be 0.		
		Bit[7]	—It provides A8 of the address. A[0	:7] is provided by 0xF1 reg.	
Address Register	0xF1	Address	Register [A0-A7]		
Data Register	0xF2	Data Byl	te [MSB]		
Data Register	0xF3	Data Byt	te [LSB]		

Mode 2: Master Reset

Sequence of Operation

- Input and Output Ready, HF and FULL can be in any state before the reset sequence with Master Reset (MR) HIGH.
- Master Reset goes LOW and clears the FIFO, setting up all essential internal states. Master Reset must be LOW pulse width t_{MRW} before rising again.
- 3. Master Reset rises.

- 4. IR rises (if not HIGH already) to indicate ready to write state recovery time t_{MRIRH} after the falling edge of MR. Both HF and FULL will go LOW indicating an empty FIFO, occurring recovery times t_{MRE} and t_{MRO} respectively after the falling edge of MR. OR falls recovery time t_{MRORL} after MR falls. Data at outputs goes LOW recovery time t_{MRONL} after MR goes LOW.
- Shift-In can be taken HIGH after a minimum recovery time t_{MRSIH} after MR goes HIGH.





FIGURE 2. Mode of Operation Mode 2

Mode 3: With FIFO Full, Shift-In is Held HiGH in Anticipation of an Empty Location

Sequence of Operation

- 1. The FIFO is initially full and Shift-In goes HIGH. OR is initially HIGH. Shift-Out is LOW. IR is LOW.
- 2. Shift-Out is pulsed HIGH, Shift-Out pulse propagates and the first data word is latched on the rising edge of SO, OR falls on this edge. On the falling edge of SO, the second data word appears after propagation delay to. New data is written into the FIFO after SO goes LOW.
- 3. Input Ready goes HIGH one fall-through time, tFT, after the falling edge of SO. Also, HF goes HIGH one toF after SO falls, indicating that the FIFO is no longer full.
- 4. IR returns LOW pulse width tip after rising and shifting new data in. Also, HF returns LOW pulse width tar after rising, indicating the FIFO is once more full.
- 5. Shift-In is brought LOW to complete the shift-in process and maintain normal operation




TL/F/10144-7

Note: MR and FULL are HIGH; OE is LOW.

FIGURE 3. Modes of Operation Mode 3

Mode 4: Shift-Out Sequence, FIFO Full to Empty Sequence of Operation

- 1. FIFO is initially full and OR is HIGH, indicating valid data is at the output. IR is LOW.
- 2. SO goes HIGH, resulting in OR going LOW one propagation delay, tOR, after SO rises. OR LOW indicates output stage is busy.
- 3. SO goes LOW, new data reaches output one propagation delay, tD, after SO falls; OR goes HIGH one propagation delay, toR, after SO falls and HF rises one propagation delay, top, after SO falls. IR rises one fall-through time, tFT, after SO falls.
- 4. Repeat process through the 64th SO pulse. FULL flag goes LOW one propagation delay, toHF, after the rising edge of 33rd SO, indicating that the FIFO is less than half full. On the falling edge of the 64th SO, HF goes LOW one propagation delay, toe, after SO, indicating the FIFO is empty. The SO pulse may rise and fall again with an attempt to unload an empty FIFO. This results in no change in the data on the outputs as the 64th word stays latched.



TL/F/10144-8


Note: SI and OE are LOW; MR is HIGH; Do-De are immaterial.

FIGURE 4. Modes of Operation Mode 4

Mode 5: With FIFO Empty, Shift-Out is Held HIGH in Anticipation of Data

Sequence of Operation

- 1. FIFO is initially empty; Shift-Out goes HIGH.
- Shift-in pulse loads data into the FIFO and IR falls. HF rises propagation delay t_{X1} after the falling edge of SI.
- OR rises a fall-through time of t_{FTO} after the falling edge of Shift-In, indicating that new data is ready to be output.
- Data arrives at output one propagation delay, t_{OD5}, after the falling edge of Shift-In.
- OR goes LOW pulse width t_{OP} after rising and HF goes LOW pulse width t_{X3} after rising, indicating that the FIFO is empty once more.
- 6. Shift-Out goes LOW, necessary to complete the Shift-Out process.



TL/F/10144-9

2708

Note: FULL is LOW; $\overline{\text{MR}}$ is HIGH; $\overline{\text{OE}}$ is LOW; $t_{\text{DOF}} = t_{\text{FTO}} - t_{\text{OD5}}$. Data output transition—valid data arrives at output stage t_{DOF} after OR is HIGH.

FIGURE 5. Modes of Operation Mode 5