



INTERNATIONAL CMOS  
TECHNOLOGY, INC.

T-46-19-07

## PEEL<sup>TM</sup>22CV10 CMOS Programmable Electrically Erasable Logic Device

### Features


- **Advanced CMOS EEPROM Technology**
- **Low Power Consumption**
  - 55mA + 0.5mA/MHz max
- **High Performance**
  - $t_{PD} \approx 20ns$ ,  $f_{max} \approx 40MHz$
- **EE Reprogrammability**
  - Low-risk reprogrammable inventory
  - Superior programming and functional yield
  - Erases and programs in seconds
- **Development and Programming Support**
  - Third-party software and programmers
  - ICT PEEL Development System and software.
- **Architectural Flexibility**
  - 132 product term x 44 input AND array
  - Up to 22 inputs and 10 outputs
  - Variable product term distribution (8 to 16 per output) for greater logic flexibility
  - Independently programmable I/O macrocells
  - Synchronous preset, asynchronous clear
  - Independently programmable output enables
- **Application Versatility**
  - Replaces random SSI/MSI logic
  - Pin-compatible with the bipolar AmPAL22V10 and CMOS PALC22V10

### General Description


The ICT PEEL22CV10 is a CMOS Programmable Electrically Erasable Logic Device that provides a high-performance, low-power, reprogrammable, and architecturally enhanced alternative to early generation programmable logic devices (PLDs). Designed in advanced CMOS EEPROM technology, the PEEL22CV10 rivals speed parameters of comparable bipolar PLDs while providing a dramatic improvement in active power consumption. The EE reprogrammability of the PEEL22CV10 allows cost effective plastic packaging, low risk inventory, reduced development and

retrofit costs, and enhanced testability to ensure 100% field programmability and function. The PEEL22CV10's flexible architecture offers complete function and JEDEC-file compatibility with the bipolar AmPAL22V10 and the CMOS PALC22V10. Applications for the PEEL22CV10 include: replacement of random SSI/MSI logic circuitry and user customized sequential and combinatorial functions such as counters, shift registers, state machines, address decoders, multiplexers, etc. Development and programming support for the PEEL22CV10 is provided by ICT and third-party manufacturers.

Pin Configuration (Figure 1)



Block Diagram (Figure 2)





INTERNATIONAL CMOS  
TECHNOLOGY, INC.

PEEL<sup>TM</sup> 22CV10

T-46-19-07




Figure 3. PEEL22CV10 Logic Array Diagram



INTERNATIONAL CMOS  
TECHNOLOGY, INC.

PEEL<sup>TM</sup> 22CV10

T-46-19-07

### Function Description

The PEEL22CV10 implements logic functions as sum-of-products expressions in a programmable-AND/fixed-OR logic array. User-defined functions are created by programming the connections of input signals into the array. User-configurable output structures in the form of I/O macrocells further increase logic flexibility.

### Architecture Overview

The PEEL22CV10 architecture is illustrated in the block diagram of figure 2. Twelve dedicated inputs and 10 I/Os provide up to 22 inputs and 10 outputs for creation of logic functions. At the core of the device is a programmable electrically-erasable AND array which drives a fixed OR array. With this structure, the PEEL22CV10 can implement up to 10 sum-of-products logic expressions.

Associated with each of the 10 OR functions is an I/O macrocell which can be independently programmed to one of 4 different configurations. The programmable macrocells allow each I/O to create sequential or combinatorial logic functions with either active-high or active-low polarity.

### AND/OR Logic Array

The programmable AND array of the PEEL22CV10 (shown in figure 3) is formed by input lines intersecting product terms. The input lines and product terms are used as follows:

#### 44 Input Lines:

24 input lines carry the true and complement of the signals applied to the 12 input pins

20 additional lines carry the true and complement values of feedback or input signals from the 10 I/Os

#### 132 product terms:

120 product terms (arranged in 2 groups of 8, 10, 12, 14, and 16) used to form logical sums

10 output enable terms (one for each I/O)

1 global synchronous present term

1 global asynchronous clear term

At each input-line/product-term intersection there is an EEPROM memory cell which determines whether

or not there is a logical connection at that intersection. Each product term is essentially a 44-input AND gate. A product term which is connected to both the true and complement of an input signal will always be FALSE, and thus will not effect the OR function that it drives. When all the connections on a product term are opened, a don't care state exists and that term will always be TRUE.

When programming the PEEL22CV10, the device programmer first performs a bulk erase to instantly remove the previous pattern. The erase cycle opens every logical connection in the array. The device is then configured to perform the user-defined function by programming selected connections in the AND array. (Note that PEEL device programmers automatically program the connections on unused product terms so that they will have no effect on the output function)

### Variable Product Term Distribution

The PEEL22CV10 provides 120 product terms to drive the 10 OR functions. These product terms are distributed among the outputs in groups of 8, 10, 12, 14, and 16 to form logical sums (see figure 3). This distribution allows optimum use of device resources.

### Programmable I/O Macrocell

The output macrocell provides complete control over the architecture of each output. The ability to configure each output independently permits users to tailor the configuration of the PEEL22CV10 to the precise requirements of their designs.

### Macrocell Architecture

Each I/O macrocell, as shown in figure 4, consists of a D-type flip-flop and two signal-select multiplexers. The configuration of each macrocell is determined by the two EEPROM bits controlling these multiplexers (refer to table 1). These bits determine output polarity and output type (registered or non-registered). Equivalent circuits for the four macrocell configurations are illustrated in figure 5.

### Output Type

The signal from the OR array can be fed directly to the output pin (combinatorial function) or latched in the D-type flip-flop (registered function). The D-type flip-flop latches data on the rising edge of the clock and is controlled by the global preset and clear terms. When the synchronous preset term is satisfied, the Q output of the register will be set HIGH at the next rising edge of the clock input. Satisfying the asynchronous clear term will set Q LOW, regardless of the clock state. If both terms are satisfied simultaneously, the clear will override the preset.



INTERNATIONAL CMOS  
TECHNOLOGY, INC.

PEEL™ 22CV10

T-46-19-07

#### Output Polarity

Each macrocell can be configured to implement active-high or active-low logic. Programmable polarity eliminates the need for external inverters.

#### Output Enable

The output of each I/O macrocell can be enabled or disabled under the control of its associated programmable output enable product term. When the logical conditions programmed on the output enable term are satisfied, the output signal is propagated to the I/O pin. Otherwise, the output buffer is driven into the high-impedance state.

Under the control of the output enable term, the I/O pin can function as a dedicated input, a dedicated output, or a bi-directional I/O. Opening every connection on the output enable term will permanently enable the output buffer and yield a dedicated output. Conversely, if every connection is intact, the enable term will always be logically false and the I/O will function as a dedicated input.

#### Input/Feedback Select

When configuring an I/O macrocell to implement a registered function (configurations 1 and 2 in Figure 5), the Q output of the flip-flop drives the feedback term. When configuring an I/O macrocell to imple-

ment a combinatorial function (configurations 3 and 4 in Figure 5), the feedback signal is taken from the I/O pin. In this case, the pin can be used as a dedicated input or a bi-directional I/O. (Refer also to Table 1)

#### Additional Macro Cell Configurations

Besides the standard four-configuration macro cell shown in figure 5, each PEEL22CV10 provides an additional eight configurations that can be used to increase design flexibility. The configurations are the same provided by the PEEL18CV8, PEEL20CG10 and PEEL22CV10Z. However, to maintain JEDEC file compatibility with standard 22V10 PLDs the additional configurations can only be utilized by specifying the PEEL22CV10Z (with-out Zero Power mode) for logic assembly and programming. To reference these additional configurations please refer to the PEEL22CV10Z data sheet.

#### Design Security

The PEEL22CV10 provides a special EEPROM security bit that prevents unauthorized reading or copying of designs programmed into the device. The security bit is set by the PLD programmer, either at the conclusion of the programming cycle or as a separate step, after the device has been programmed. Once the security bit is set it is impossible to verify (read) or program the PEEL until the entire device has first been erased with the bulk-erase function.




Figure 4. Block Diagram of the PEEL22CV10 I/O Macrocell



INTERNATIONAL CMOS  
TECHNOLOGY, INC.

PEEL<sup>TM</sup>22CV10

T-46-19-07




Figure 5. Equivalent Circuits for the Four Configurations of the PEEL22CV10 I/O Macrocell.

Configuration			Input/Feedback Select	Output Select	
#	A	B		Register	Active Low
1	0	0	Register Feedback	Register	Active High
2	1	0			Active Low
3	0	1	Bi-Directional I/O	Combinatorial	Active Low
4	1	1			Active High

Table 1. PEEL22CV10 Macrocell Configuration Bits



INTERNATIONAL CMOS  
TECHNOLOGY, INC.

PEEL™ 22CV10

### Absolute Maximum Ratings

Exposure to absolute maximum ratings over extended periods of time may affect device reliability. Exceeding absolute maximum ratings may cause permanent damage.

Symbol	Parameter	Conditions	Rating	Unit
V <sub>CC</sub>	Supply Voltage	Relative to GND	- 0.5 to + 7.0	V
V <sub>I</sub> , V <sub>O</sub>	Voltage Applied to Any Pin <sup>3</sup>	Relative to GND <sup>1</sup>	- 0.5 to V <sub>CC</sub> + 0.6	V
I <sub>O</sub>	Output Current	Per pin (I <sub>OL</sub> , I <sub>OH</sub> )	± 25	mA
T <sub>ST</sub>	Storage Temperature		- 65 to + 125	°C
T <sub>LT</sub>	Lead Temperature	Soldering 10 seconds	+ 300	°C

T-46-19-07

### Operating Ranges

Symbol	Alternate Source Symbol*	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	V <sub>CC</sub>	Supply Voltage	Commercial <sup>2</sup>	4.75	5.25	V
T <sub>A</sub>	T <sub>A</sub>	Ambient Temperature	Commercial <sup>2</sup>	0	70	°C
T <sub>R</sub>		Clock Rise Time	See note 4		250	nS
T <sub>F</sub>		Clock Fall Time	See note 4		250	nS
T <sub>RVCC</sub>		V <sub>CC</sub> Rise Time	See note 4		250	mS

### D.C. Electrical Characteristics

Over the operating range

Symbol	Alternate Source Symbol*	Parameter	Conditions	Min	Max	Unit
V <sub>OH</sub>	V <sub>OH</sub>	Output HIGH Voltage - TTL	V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0mA	2.4		V
V <sub>OHc</sub>		Output HIGH Voltage-CMOS	V <sub>CC</sub> = Min, I <sub>OH</sub> = -10μA	V <sub>CC</sub> - 0.1		V
V <sub>OL</sub>	V <sub>OL</sub>	Output LOW Voltage - TTL	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8mA		0.5	V
V <sub>OLc</sub>		Output LOW Voltage-CMOS	V <sub>CC</sub> = Min, I <sub>OL</sub> = 10μA		0.1	V
V <sub>IH</sub>	V <sub>IH</sub>	Input HIGH Level		2.0	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	V <sub>IL</sub>	Input LOW Level		- 0.3	0.8	V
I <sub>IX</sub>	I <sub>IL</sub> , I <sub>IH</sub> , I <sub>IX</sub>	Input Leakage Current	V <sub>CC</sub> = Max, GND ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>		±10	μA
I <sub>OZ</sub>	I <sub>OZ</sub>	Output Leakage Current	I/O = High-Z, GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub>		±10	μA
I <sub>SC</sub>	I <sub>SC</sub>	Output Short Circuit Current	V <sub>CC</sub> = Max, V <sub>O</sub> = 0.5V <sup>10</sup>	- 30	- 90	mA
I <sub>CCAC</sub>	I <sub>CC</sub>	V <sub>CC</sub> Active Current CMOS	V <sub>IN</sub> = V <sub>CC</sub> or GND <sup>5,11</sup>		55 (*65) + 0.5mA/MHz	mA
I <sub>CCAT</sub>	I <sub>CC</sub>	V <sub>CC</sub> Active Current, TTL	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> <sup>5,11</sup>		65 (*75) + 0.5mA/MHz	mA
C <sub>IN</sub> <sup>8</sup>	C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, V <sub>CC</sub> = 5.0V @ f = 1MHz		6	pF
C <sub>OUT</sub> <sup>8</sup>	C <sub>OUT</sub>	Output Capacitance			12	pF

\* Alternate source symbols are shown to compare the specifications of the PEEL22CV10 to other pin-compatible devices.

\* 22CV10-20 only



INTERNATIONAL CMOS  
TECHNOLOGY, INC.

PEEL<sup>TM</sup> 22CV10


T-46-19-07

## A.C. Electrical Characteristics Over the Operating Range <sup>9,12</sup>

Symbol	Alternate Source Symbol <sup>*</sup>	Parameter	22CV10-20		22CV10-25		22CV10-35		Unit
			Min	Max	Min	Max	Min	Max	
t <sub>PD</sub>	t <sub>PD</sub>	Input <sup>6</sup> or feedback to non-registered output		20		25		35	ns
t <sub>OE</sub>	t <sub>EA</sub>	Input <sup>6</sup> to output enable <sup>7</sup>		20		25		30	ns
t <sub>OD</sub>	t <sub>EN</sub>	Input <sup>6</sup> to output disable <sup>7</sup>		20		25		30	ns
t <sub>CO1</sub>	t <sub>CO</sub>	Clock to output		15		15		20	ns
t <sub>CO2</sub>		Clock to combinatorial output delay via internal registered feedback		30		35		45	ns
t <sub>SC</sub>	t <sub>S</sub>	Input <sup>6</sup> or feedback setup to clock	12		15		30		ns
t <sub>HC</sub>	t <sub>H</sub>	Input <sup>6</sup> hold after clock	0		0		0		ns
t <sub>CL</sub> , t <sub>CH</sub>	t <sub>W</sub>	Clock width - clock low time, clock high time <sup>4</sup>	12		13		15		ns
t <sub>CP1</sub>		Minimum clock period (register feedback to registered output via internal path)	25		27		45		ns
f <sub>max1</sub>		Maximum clock frequency (1/t <sub>CP1</sub> )	40		37		22.2		MHz
t <sub>CP2</sub>	t <sub>P</sub>	Minimum clock period (t <sub>SC</sub> + t <sub>CO1</sub> )	27		30		50		ns
f <sub>max2</sub>	f <sub>max</sub>	Maximum clock frequency (1/t <sub>CP2</sub> )	37		33.3		20		MHz
t <sub>AW</sub>	t <sub>AW</sub>	Asynchronous Reset pulse width	20		25		25		ns
t <sub>AP</sub>	t <sub>AP</sub>	Input <sup>6</sup> to Asynchronous Reset		25		25		35	ns
t <sub>AR</sub>	t <sub>AR</sub>	Asynchronous Reset recovery time		25		25		35	ns
t <sub>RESET</sub>		Power-on reset time for registers in clear state <sup>4</sup>		5		5		5	μs

\* Alternate source symbols are shown to compare the PEEL22CV10 specifications to other pin-compatible devices.

## Switching Waveforms



1. Minimum DC input is -0.5V, however inputs may undershoot to -2.0V for periods less than 20ns.

2. Voltage applied to input or output must not exceed V<sub>CC</sub> +1.0V.

3. V<sub>I</sub> and V<sub>O</sub> are not specified for program/verify operation.

4. Test points for Clock and V<sub>CC</sub> in t<sub>SC</sub>, t<sub>H</sub>, t<sub>CL</sub>, t<sub>CH</sub>, and t<sub>RESET</sub> are referenced at 10% and 90% levels.

5. I/O pins open (no load).

6. "Input" refers to an Input pin signal.

7. t<sub>SC</sub> is measured from input transition to V<sub>REF</sub> ± 0.1V, t<sub>OD</sub> is measured from input transition to V<sub>OH</sub> - 0.1V or V<sub>OL</sub> + 0.1V; V<sub>REF</sub> = V<sub>I</sub> see test loads at the end of this section.

8. Capacitances are tested on a sample basis.

9. Test conditions assume: signal transition times of 5ns or less from the 10% and 90% points, timing reference levels of 1.5V (unless otherwise specified).

10. Test one output at a time for a duration of less than 1 sec.

11. ICC for a typical application: This parameter is tested with the device programmed as a 10-bit Counter.

12. PEEL Device test loads are specified at the end of this section.