

27HC1616

256K (16K x 16) High-Speed CMOS EPROM

FEATURES

- 16 bit configuration
- · High speed performance
- 55 ns access time available
- · CMOS Technology for low power consumption
 - 90 mA Active current
 - 50 mA Standby current
- Worldwide architecture offers space saving over Bytewide memories
- Organized 16K x 16: JEDEC standard pinouts
 - 40-Pin ceramic dual in line package
 - 44-Pin ceramic leadless chip carrier
- · Temperature range available:
 - Commercial:


0°C to +70°C

- Industrial: -40°C to +85°C


DESCRIPTION

The Microchip Technology Inc. 27HC1616 is a CMOS 16K x 16 (256K) Programmable Read Only Memory. The device operates at Bipolar PROM speeds but uses far less current than any Bipolar PROM. The 27HC1616 is an excellent choice for any application requiring blazing speeds and low power consumption. The word wide (16 bit) architecture can replace two 8 bit EPROMS in any 16 bit application saving valuable printed circuit space and components costs. Typical applications for the 27HC1616 include automotive systems control, high speed modems, digital signal processing, or any application that uses the 80386, 68030, 29000, etc. high performance microprocessors.

PACKAGE TYPE



BLOCK DIAGRAM



© 1994 Microchip Technology Inc.

6103201 0012470 686 📟

DS11010E-page 7-49

ELECTRICAL CHARACTERISTICS 1.0

1.1 Maximum Ratings*

Vcc and input voltages w.r.t. Vss...... -0.6V to +7.25V VPP voltage w.r.t. Vss during programming-0.6V to +14.0V Voltage on A9 w.r.t. Vss-0.6V to +13.5V Output voltage w.r.t. Vss -0.6V to Vcc +1.0V Temperature under bias--65°C to +125°C Storage temperature-65°C to +150°C ESD protection on all pins 2 KV

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE TABLE 1-1:

Name	Function
A0-A13	Address Inputs
CE	Chip Enable
ŌĒ	Output Enable
PGM	Program Enable
VPP	Programming Voltage
00 - 015	Data Output
Vcc	+5V Power Supply
Vss	Ground
NC	No Connection; No Internal Connection

READ OPERATION DC CHARACTERISTICS TABLE 1-2:

			ć	/cc = +5V commercia ndustrial:			Tamb = 0°C to +70°C Tamb = -40°C to +85°C		
Parameter	Part	Status	Symbol	Min.	Max.	Units	Conditions		
Input Voltages	all	Logic "1" Logic "0"	VIH VIL	2.0 -0.1	Vcc+1 0.8	V			
Input Leakage	all	_	lu	-10	10	μА	Vin = -0.1 to Vcc + 1.0V		
Output Voltages	ali	Logic "1" Logic "0"	Vot Vot	2.4	0.45	V V	IOH = - 2 mA IOL = 8 mA		
Output Leakage	all		ILO	-10	10	μA	Vout = -0.1V to Vcc + 0.1V		
Input Capacitance	all.	_	Cin	_	6	pF	VIN = 0V; Tamb = 25°C; f = 1 MHz		
Output Capacitance	all	_	Соит	_	12	pF	Vout = 0V; Tamb = 25°C; f = 1 MHz		
Power Supply Current, Active	all	TTL input	Icc	_	90	mA	VCC = 5.5V; VPP = VCC f = 2 MHz; OE = CE = VIL; IOUT = 0 mA; VIL = -0.1 to 0.8V; VIH = 2.0 to VCC; Note 1		
Power Supply Current, Standby	all	_	lcc	_	50	mA			
IPP Read Current VPP Read Voltage	all all	Read Mode Read Mode	IPP VPP	Vcc-0.7	100 Vcc	μA V	VPP = 5.5V Note 2		

Note 1: Active current increases 2 mA per MHz up to operating frequency.

Note 2: Vcc must be supplied simultaneously or before VPP and be removed simultaneously or after VPP.

TABLE 1-3: READ OPERATION AC CHARACTERISTICS

AC Testing Waveform: VIH = 3.0V and VIL = 0.0V; VOH = VOL = 1.5V


Output Load: 1 TTL Load + 30 pF

Input Rise and Fall Times: 5 ns

Ambient Temperature: Commercial: Tamb = 0°C to +70°C Industrial: Tamb = -40°C to +85°C

Parameter	Part	Sym	27HC1616-55		27HC1	616-70	Units	Conditions			
		Sylli	Min	Max	Min	Max	Office	Conditions			
Address to Output Delay	all	tacc	_	55	_	70	ns	CE = OE = VIL			
CE to Output Delay	all	tCE2	_	35	_	45	ns	OE = VIL			
OE to Output Delay	all	toe	_	30	_	35	ns	CE = VIL			
OE or OE to O/P High Impedance	all	toff	0	20	0	25	ns	-			
Output Hold from Address CE or OE, whichever goes first	all	tон	0	_	0	_	ns				

FIGURE 1-1: READ WAVEFORMS



Notes: (1) toff is specified for OE or CE, whichever occurs first

- (2) OE may be delayed up to tCE tOE after the falling edge of CE without impact on tCE
- (3) This parameter is sampled and is not 100% tested.

PROGRAMMING DC CHARACTERISTICS **TABLE 1-4:**

						Tamb = 25° C $\pm 5^{\circ}$ C pes refer to Programming Algorithm
Parameter	Status	Conditions				
Input Voltages	Logic "1" Logic "0"	VIH VIL	2.0 -0.1	Vcc+1 0.8	V	
Input Leakage		lu	-10	10	μА	VIN = -0.1V to VCC + 1.0V
Output Voltages	Logic "1" Logic "0"	Voh Vol	2.4 —	0.45	V	IOH = -2 mA IOL = 8 mA
Vcc Current, program & verify	_	Icc ·	_	90	mA	Note 1
VPP Current, program	_	IPP	_	50	mA	Note 1
A9 Product Identification	_	VH	11.5	12.5	V	

Note 1: Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.

PROGRAMMING AC CHARACTERISTICS **TABLE 1-5:**

for Program, Program Verify and Program Inhibit Modes	AC Testing Waveform: VIH=2.4V, VIL=0.45V; VOH=2.0V and VOL=0.8V Ambient Temperature: Tamb=25°C±5°C For VPP and VCC Voltages, refer to Programming Algorithm									
Parameter		Symbol	Min	Max	Units	Remarks				
Address Set-Up Time		tas	2	_	μs					
Data Set-Up Time		tos	2	_	μs					
Data Hold Time		ton	2	_	μs					
Address Hold Time		tah	0	_	μs					
Float Delay (2)		tor	0	130	ns					
Vcc Set-Up Time		tvcs	2	_	μs					
Program Pulse Width (1)		tpw	95	105	μs	100 μs typical				
CE Set-Up Time		tces	2	_	μs					
OE Set-Up Time		toes	2	_	μs					
VPP Set-Up Time		tvps	2	_	μs					
Data Valid from OE		toe	_	100	ns					

Note 1: For express algorithm, initial programming width tolerance is 100 $\mu s \pm 5\%$.

Note 2: This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see tirning diagram).

FIGURE 1-2: PROGRAMMING WAVEFORMS




TABLE 1-6: MODES

Operation Mode	CE	ŌĒ	PGM VPP		A9	00 - 07	
Read	Vil	VIL	ViH	Vcc	oc X i		
Program	VIL	ViH	VIL	VH	Х	DIN	
Program Verify	ViH	VIL	ViH	Vн	Х	Dout	
Program Inhibit	ViH	Х	х	VH X	Х	High Z	
Standby	ViH	Х	х	Vcc	Х	High Z	
Output Disable	X	ViH	ViH	Vcc	Х	High Z	
Identity	VIL	VIL	ViH	Vcc	Vн	Identity Code	

X = Don't Care VH = 12.0 ± 0.5V

2.0 FUNCTIONAL DESCRIPTION

The 27HC1616 has the following functional modes:

- Operation: The 27HC1616 can be activated for data read, be put in standby mode to lower its power consumption, or have the outputs disabled.
- Programming: To receive its permanent data, the 27HC1616 must be programmed. Both a program and program/verify procedure is available. The

Express programming algorithm is recommended.

The programming equipment can automatically recognize the device type and manufacturer using the identity mode.

For the general characteristics in these operation and programming modes, refer to the table.

© 1994 Microchip Technology Inc.

■ 6703507 0075424 557 **■**

DS11010E-page 7-53

3.0 OPERATION

3.1 Read Mode

For timing and AC characteristics refer to the tables Read Waveforms and Read Operation AC Characteristics.

The 27HC1616's memory data is accessed when

- the chip is enabled by setting the CE pin low
- the data is gated to the output pins by setting the OE pin low

3.2 Standby Mode

The standby mode is entered when the $\overline{\text{CE}}$ pin is high, and the program mode is not defined. When these conditions are met, the supply current will drop from 90 mA to 50 mA.

3.3 Output Disable

This feature eliminates bus contention in multiple bus microprocessor systems. The outputs go to a high impedance when the $\overline{\text{OE}}$ pin is high, and the program mode is not defined.

3.4 Programming/Verification

The 27HC1616 has to be programmed, and afterward the programmed information verified. Before these operations, the Identity Code can be read to properly set up automated equipment. Multiple devices in parallel can be programmed using the programming and inhibit modes.

3.5 Programming Algorithm

The "Express" algorithm has been developed to improve programming through-put times in a production environment. Up to 10 pulses of 100 μ s each are applied until the byte is verified. No overprogramming is required. A flowchart of this algorithm is shown in Figure 3-1.

Programming takes place when:

- a) Vcc is brought to the proper level
- b) VPP is brought to the proper VH level
- c) the OE pin is high
- d) the CE pin is low
- e) the PGM pin is pulsed low

Since the erased state is "1" in the array, programming of "0" is required. The address of the memory location to be programmed is set via pins A0 - A13, and the data is presented to pins O0 - O15. When data and address are stable, a low going pulse on the CE line programs that memory location.

3.6 Verify

After the array has been programmed, it must be verified to make sure that all the bits have been correctly programmed. This mode is entered when all of the following conditions are met:

- a) Vcc is at the proper level
- b) VPP is at the proper VH level
- c) the OE line is low
- d) the CE pin is low, and
- e) the PGM line is high.

3.7 Inhibit Mode

When Programming multiple devices in parallel with different data only PGM needs to be under separate control to each device. By pulsing the PGM line low on a particular device, that device will be programmed, and all other devices with corresponding PGM or CE held high will not be programmed with the data although address and data are available on their input pins.

3.8 Identity Mode

In this mode specific data is read from the device that identifies the manufacturer as Microchip Technology, and the device type. This mode is entered when pin A9 is taken to VH (11.5V to 12.5V). The CE and OE pins must be at VIII. A0 is used to access any of the two non-erasable bytes whose data appears on O0 - O7.

Pin -	Input	Output									
Identity	A0	0	0.	0	0	0	0	0	0	.Н.	
↓		7	6	5	4	3	2	1	0	е	
Y						L				Х	
Manufacturer	VIL	0	0	1	0	1	0	0	1	29	
Device Type*	VIH	1	0	0	1	O.	1	1	1	97	

^{*} Code subject to change

Note 1: O15 - O8 are 00 for the manufacturer and device type code.

3.9 Erasure


Windowed products offer the ability to erase the memory array. The memory matrix is erased to the all "1"s state as a result of being exposed to ultra-violet light at wavelengths ≤ 4000 Angstroms (Å). The recommended procedure is to expose the erasure window of device to a commercial UV source emitting at 2537Å with an intensity of 12,000μW/cm² at 1*. The erasure time at that distance is about 15 to 20 minutes.

Note: Fluorescent lights and sunlight emit rays at the specified wavelengths. The erasure time is about 3 years or 1 week resp, in these cases. To prevent loss of data, an opaque label should be placed over the erasure window.

DS11010E-page 7-54

■ 6103201 0012475 168 **==**

© 1994 Microchip Technology Inc.



© 1994 Microchip Technology Inc.



= original

data?

Failed

Passed

27HC1616 Product Identification System

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

