

256K (16K x 16) High-Speed CMOS EPROM


FEATURES

- 16 bit configuration
- High speed performance
 - 55 ns access time available
- CMOS Technology for low power consumption
 - 90 mA Active current
 - 50 mA Standby current
- Worldwide architecture offers space saving over Byte-wide memories
- Organized 16K x 16: JEDEC standard pinouts
 - 40-Pin ceramic dual in line package
 - 44-Pin ceramic leadless chip carrier
- Temperature range available:
 - Commercial: 0°C to +70°C
 - Industrial: -40°C to +85°C


DESCRIPTION

The Microchip Technology Inc. 27HC1616 is a CMOS 16K x 16 (256K) Programmable Read Only Memory. The device operates at Bipolar PROM speeds but uses far less current than any Bipolar PROM. The 27HC1616 is an excellent choice for any application requiring blazing speeds and low power consumption. The word wide (16 bit) architecture can replace two 8 bit EPROMs in any 16 bit application saving valuable printed circuit space and components costs. Typical applications for the 27HC1616 include automotive systems control, high speed modems, digital signal processing, or any application that uses the 80386, 68030, 29000, etc. high performance microprocessors.

PACKAGE TYPE



BLOCK DIAGRAM



1.0 ELECTRICAL CHARACTERISTICS

1.1 Maximum Ratings*

V_{CC} and input voltages w.r.t. V_{SS} -0.6V to +7.25V

V_{PP} voltage w.r.t. V_{SS} during programming -0.6V to +14.0V

Voltage on A9 w.r.t. V_{SS} -0.6V to +13.5V

Output voltage w.r.t. V_{SS} -0.6V to V_{CC} +1.0V

Temperature under bias -65°C to +125°C

Storage temperature -65°C to +150°C

ESD protection on all pins 2 KV

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 1-1: PIN FUNCTION TABLE

Name	Function
A0-A13	Address Inputs
\overline{CE}	Chip Enable
\overline{OE}	Output Enable
PGM	Program Enable
V _{PP}	Programming Voltage
O0 - O15	Data Output
V _{CC}	+5V Power Supply
V _{SS}	Ground
NC	No Connection; No Internal Connection

TABLE 1-2: READ OPERATION DC CHARACTERISTICS

V _{CC} = +5V ±10% Commercial: Industrial:							
Tamb = 0°C to +70°C Tamb = -40°C to +85°C							
Parameter	Part	Status	Symbol	Min.	Max.	Units	Conditions
Input Voltages	all	Logic "1" Logic "0"	V _{IH} V _{IL}	2.0 -0.1	V _{CC} +1 0.8	V V	
Input Leakage	all	—	I _{LI}	-10	10	μA	V _{IN} = -0.1 to V _{CC} + 1.0V
Output Voltages	all	Logic "1" Logic "0"	V _{OH} V _{OL}	2.4	0.45	V V	I _{OH} = -2 mA I _{OL} = 8 mA
Output Leakage	all	—	I _{LO}	-10	10	μA	V _{OUT} = -0.1V to V _{CC} + 0.1V
Input Capacitance	all	—	C _{IN}	—	6	pF	V _{IN} = 0V; Tamb = 25°C; f = 1 MHz
Output Capacitance	all	—	C _{OUT}	—	12	pF	V _{OUT} = 0V; Tamb = 25°C; f = 1 MHz
Power Supply Current, Active	all	TTL input	I _{CC}	—	90	mA	V _{CC} = 5.5V; V _{PP} = V _{CC} f = 2 MHz; $\overline{OE} = \overline{CE} = V_{IL}$; I _{OUT} = 0 mA; V _{IL} = -0.1 to 0.8V; V _{IH} = 2.0 to V _{CC} ; Note 1
Power Supply Current, Standby	all	—	I _{CC}	—	50	mA	
I _{PP} Read Current	all	Read Mode	I _{PP}	—	100	μA	V _{PP} = 5.5V
V _{PP} Read Voltage	all	Read Mode	V _{PP}	V _{CC} -0.7	V _{CC}	V	Note 2

Note 1: Active current increases 2 mA per MHz up to operating frequency.

Note 2: V_{CC} must be supplied simultaneously or before V_{PP} and be removed simultaneously or after V_{PP}.

TABLE 1-3: READ OPERATION AC CHARACTERISTICS

AC Testing Waveform: $V_{IH} = 3.0V$ and $V_{IL} = 0.0V$; $V_{OH} = V_{OL} = 1.5V$ Output Load: 1 TTL Load + 30 pF Input Rise and Fall Times: 5 ns Ambient Temperature: Commercial: $T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$ Industrial: $T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$								
Parameter	Part	Sym	27HC1616-55		27HC1616-70		Units	Conditions
			Min	Max	Min	Max		
Address to Output Delay	all	t_{ACC}	—	55	—	70	ns	$\overline{CE} = \overline{OE} = V_{IL}$
\overline{CE} to Output Delay	all	t_{CE2}	—	35	—	45	ns	$\overline{OE} = V_{IL}$
\overline{OE} to Output Delay	all	t_{OE}	—	30	—	35	ns	$\overline{CE} = V_{IL}$
\overline{OE} or \overline{CE} to O/P High Impedance	all	t_{OFF}	0	20	0	25	ns	
Output Hold from Address \overline{CE} or \overline{OE} , whichever goes first	all	t_{OH}	0	—	0	—	ns	

FIGURE 1-1: READ WAVEFORMS




TABLE 1-4: PROGRAMMING DC CHARACTERISTICS

Ambient Temperature: Tamb = 25°C ± 5°C For VPP and Vcc Voltages refer to Programming Algorithm						
Parameter	Status	Symbol	Min.	Max.	Units	Conditions
Input Voltages	Logic "1" Logic "0"	V _{IH} V _{IL}	2.0 -0.1	V _{CC} +1 0.8	V V	
Input Leakage	—	I _{LI}	-10	10	μA	V _{IN} = -0.1V to V _{CC} + 1.0V
Output Voltages	Logic "1" Logic "0"	V _{OH} V _{OL}	2.4 —	 0.45	V V	I _{OH} = -2 mA I _{OL} = 8 mA
Vcc Current, program & verify	—	I _{CC}	—	90	mA	Note 1
VPP Current, program	—	I _{PP}	—	50	mA	Note 1
A9 Product Identification	—	V _H	11.5	12.5	V	

Note 1: Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.

TABLE 1-5: PROGRAMMING AC CHARACTERISTICS

for Program, Program Verify and Program Inhibit Modes		AC Testing Waveform: $V_{IH}=2.4V$, $V_{IL}=0.45V$; $V_{OH}=2.0V$ and $V_{OL}=0.8V$ Ambient Temperature: $T_{amb}=25^{\circ}C\pm5^{\circ}C$ For VPP and VCC Voltages, refer to Programming Algorithm				
Parameter		Symbol	Min	Max	Units	Remarks
Address Set-Up Time		tAS	2	—	μs	
Data Set-Up Time		tDS	2	—	μs	
Data Hold Time		tDH	2	—	μs	
Address Hold Time		tAH	0	—	μs	
Float Delay (2)		tDF	0	130	ns	
VCC Set-Up Time		tVCS	2	—	μs	
Program Pulse Width (1)		tPW	95	105	μs	100 μs typical
CE Set-Up Time		tCES	2	—	μs	
OE Set-Up Time		tOES	2	—	μs	
VPP Set-Up Time		tVPS	2	—	μs	
Data Valid from OE		tOE	—	100	ns	

Note 1: For express algorithm, initial programming width tolerance is 100 μs ±5%.

Note 2: This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).

FIGURE 1-2: PROGRAMMING WAVEFORMS




TABLE 1-6: MODES

Operation Mode	$\overline{\text{CE}}$	$\overline{\text{OE}}$	PGM	VPP	A9	O0 - O7
Read	VIL	VIL	VIH	VCC	X	DOUT
Program	VIL	VIH	VIL	VH	X	DIN
Program Verify	VIH	VIL	VIH	VH	X	DOUT
Program Inhibit	VIH	X	X	VH	X	High Z
Standby	VIH	X	X	VCC	X	High Z
Output Disable	X	VIH	VIH	VCC	X	High Z
Identity	VIL	VIL	VIH	VCC	VH	Identity Code

X = Don't Care
VH = 12.0 \pm 0.5V

2.0 FUNCTIONAL DESCRIPTION

The 27HC1616 has the following functional modes:

- Operation: The 27HC1616 can be activated for data read, be put in standby mode to lower its power consumption, or have the outputs disabled.
- Programming: To receive its permanent data, the 27HC1616 must be programmed. Both a program and program/verify procedure is available. The

Express programming algorithm is recommended.

The programming equipment can automatically recognize the device type and manufacturer using the identity mode.

For the general characteristics in these operation and programming modes, refer to the table.

3.0 OPERATION

3.1 Read Mode

For timing and AC characteristics refer to the tables Read Waveforms and Read Operation AC Characteristics.

The 27HC1616's memory data is accessed when

- the chip is enabled by setting the \overline{CE} pin low
- the data is gated to the output pins by setting the \overline{OE} pin low

3.2 Standby Mode

The standby mode is entered when the \overline{CE} pin is high, and the program mode is not defined. When these conditions are met, the supply current will drop from 90 mA to 50 mA.

3.3 Output Disable

This feature eliminates bus contention in multiple bus microprocessor systems. The outputs go to a high impedance when the \overline{OE} pin is high, and the program mode is not defined.

3.4 Programming/Verification

The 27HC1616 has to be programmed, and afterward the programmed information verified. Before these operations, the Identity Code can be read to properly set up automated equipment. Multiple devices in parallel can be programmed using the programming and inhibit modes.

3.5 Programming Algorithm

The "Express" algorithm has been developed to improve programming through-put times in a production environment. Up to 10 pulses of 100 μ s each are applied until the byte is verified. No overprogramming is required. A flowchart of this algorithm is shown in Figure 3-1.

Programming takes place when:

- a) VCC is brought to the proper level
- b) VPP is brought to the proper V_H level
- c) the \overline{OE} pin is high
- d) the \overline{CE} pin is low
- e) the \overline{PGM} pin is pulsed low

Since the erased state is "1" in the array, programming of "0" is required. The address of the memory location to be programmed is set via pins A0 - A13, and the data is presented to pins O0 - O15. When data and address are stable, a low going pulse on the \overline{CE} line programs that memory location.

3.6 Verify

After the array has been programmed, it must be verified to make sure that all the bits have been correctly programmed. This mode is entered when all of the following conditions are met:

- a) VCC is at the proper level
- b) VPP is at the proper V_H level
- c) the \overline{OE} line is low
- d) the \overline{CE} pin is low, and
- e) the \overline{PGM} line is high.

3.7 Inhibit Mode

When Programming multiple devices in parallel with different data only \overline{PGM} needs to be under separate control to each device. By pulsing the \overline{PGM} line low on a particular device, that device will be programmed, and all other devices with corresponding \overline{PGM} or \overline{CE} held high will not be programmed with the data although address and data are available on their input pins.

3.8 Identity Mode

In this mode specific data is read from the device that identifies the manufacturer as Microchip Technology, and the device type. This mode is entered when pin A9 is taken to V_H (11.5V to 12.5V). The \overline{CE} and \overline{OE} pins must be at V_{IL}. A0 is used to access any of the two non-erasable bytes whose data appears on O0 - O7.

Pin \rightarrow	Input	Output									
Identity \downarrow	A0	0	0	0	0	0	0	0	1	0	H e x
		7	6	5	4	3	2	1	0		
Manufacturer Device Type*	V _{IL} V _H	0 1	0 0	1 0	0 1	0 1	0 1	0 1	1 1	29 97	

* Code subject to change


Note 1: O15 - O8 are 00 for the manufacturer and device type code.

3.9 Erasure

Windowed products offer the ability to erase the memory array. The memory matrix is erased to the all "1"s state as a result of being exposed to ultra-violet light at wavelengths ≤ 4000 Angstroms (\AA). The recommended procedure is to expose the erasure window of device to a commercial UV source emitting at 2537 \AA with an intensity of 12,000 μ W/cm² at 1". The erasure time at that distance is about 15 to 20 minutes.

Note: Fluorescent lights and sunlight emit rays at the specified wavelengths. The erasure time is about 3 years or 1 week resp. in these cases. To prevent loss of data, an opaque label should be placed over the erasure window.

FIGURE 3-1: PROGRAMMING EXPRESS ALGORITHM



27HC1616

27HC1616 Product Identification System

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

