

Product Objective Specification



P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV _{DSS} /	R _{DS(ON)}	V _{GS(th)}	Order Number/Package		
BV _{DGS}	(max) (max)		TO-236AB*	Wafer	
-350V	30Ω	-2.4V	TP5335K1	TP5335NW	

^{*}Same as SOT-23. All units shipped on 3,000 piece carrier tape reels.

Product marking for SOT-23					
	P3S*				
Where *=2-week alpha date code					

Features

Free from secondary breakdown
Low power drive requirement
Ease of paralleling
Low $C_{\rm ISS}$ and fast switching speeds
Excellent thermal stability
Integral Source-Drain diode
High input impedance and high gain

Applications

Logic level interfaces – ideal for TTL and CMOS
Solid state relays
Analog switches
Power Management
Telecom switches

Complementary N- and P-channel devices

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C


^{*} Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



Thermal Characteristics

Package	I _D (continuous)*	I _D (pulsed)	Power Dissipation @ T _A = 25°C	$^{ heta_{ m jc}}$ °C/W	$ heta_{ja}$ °C/W	I _{DR} *	I _{DRM}
SOT-23	-85mA	-400mA	0.36W	200	350	-85mA	-400mA

^{*} I_D (continuous) is limited by max rated T_j.


Electrical Characteristics (@ 25°C unless otherwise specified)


Symbol	Parameter	Min	Тур	Max	Unit	Conditions	
BV _{DSS}	Drain-to-Source Breakdown Voltage	-350			V	$V_{GS} = 0V, I_{D} = -100 \mu A$	
V _{GS(th)}	Gate Threshold Voltage	-1.0		-2.4	V	$V_{GS} = V_{DS}$, $I_D = -1.0 \text{mA}$	
$\Delta V_{GS(th)}$	Change in V _{GS(th)} with Temperature			4.5	mV/°C	$V_{GS} = V_{DS}, I_D = -1.0 \text{mA}$	
I _{GSS}	Gate Body Leakage			-100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$	
I _{DSS}	Zero Gate Voltage Drain Current			-10	μΑ	$V_{GS} = 0V$, $V_{DS} = Max$ Rating	
				-1.0	mA	$V_{GS} = 0V$, $V_{DS} = 0.8$ Max Rating $T_A = 125$ °C	
				-5.0	nA	$V_{GS} = 0V, V_{DS} = -330V$	
I _{D(ON)}	ON-State Drain Current	-200			A	$V_{GS} = -4.5V, V_{DS} = -25V$	
		-400			mA	$V_{GS} = -10V, V_{DS} = -25V$	
R _{DS(ON)}	Static Drain-to-Source			75	Ω	$V_{GS} = -4.5V, I_D = -150mA$	
	ON-State Resistance			30	Ω	$V_{GS} = -10V, I_D = -200mA$	
$\Delta R_{DS(ON)}$	Change in R _{DS(ON)} with Temperature			1.7	%/°C	$V_{GS} = -10V, I_D = -200mA$	
G _{FS}	Forward Transconductance	125			m&	$V_{DS} = -25V, I_{D} = -200mA$	
C _{ISS}	Input Capacitance			110			
C _{OSS}	Common Source Output Capacitance			60	nF GG BG	$V_{GS} = 0V$, $V_{DS} = -25V$ f = 1 MHz	
C _{RSS}	Reverse Transfer Capacitance			22		I = I WINZ	
t _{d(ON)}	Turn-ON Delay Time			20			
t _r	Rise Time			15		$V_{DD} = -25V$	
t _{d(OFF)}	Turn-OFF Delay Time			25	ns	$I_D = -150 \text{mA}$ $R_{GEN} = 25\Omega$	
t _f	Fall Time			25		1 (GEN - 2032	
V _{SD}	Diode Forward Voltage Drop			-1.8	V	$V_{GS} = 0V, I_{SD} = -200mA$	
t _{rr}	Reverse Recovery Time		800		ns	$V_{GS} = 0V, I_{SD} = -200mA$	

Notes:

- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





11/12/01