
	REVISIONS																									
LTR								DES	CRIP	TION									DAT	TE (Y	7- M O-	DA)	A	PPR	OVE)
REV																			L							
SHEET						L	L				L								L		L	L				
REV					<u> </u>	<u> </u>		<u> </u>	Н		<u> </u>	_	\sqcup		Щ		<u> </u>	_	L	_	<u> </u>	L	<u> </u>		_	<u> </u>
SHEET			ليا								<u> </u>	_	\sqcup				_	_	ļ	L	<u> </u>	L				<u> </u>
REV ST		-	RE				<u> </u>		\vdash	-	_		\vdash		Н			<u> </u>	_	_	L		_			
PMIC N/A STANDARDIZED MILITARY DRAWING				PREPARED BY CHECKED BY APPROXED BY APPROXED BY					DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 MICROCIRCUITS, CMOS, PHASE-LOCKED-LOOP WITH VOLTAGE CONTROLLED OSCILLATOR,																	
FOR USE AND DEPAR	THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A						MA	PROV. RCH EL	•	_			┿	MONOLITHIC SILICON SIZE CAGE CODE A 67268 5962-88757 SHEET 1.					57							

 \circ U.S. GOVERNMENT PRINTING OFFICE: 1987 — 748-129/60911

5962-E1226

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.



2. APPLICABLE DOCUMENTS

2.1 Government specification, standard, and bulletin. Unless otherwise specified, the following specification, standard, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

(Copies of the specification, standard, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-M-38510, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
- 3.2.2 Logic diagram. The logic diagram shall be as specified on figure 2.
- 3.2.3 Case outline. The case outline shall be in accordance with 1.2.2 herein.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and apply over the full case operating temperature range.
- 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in MIL-BUL-103 (see 6.6 herein).

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88757
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 3

DESC FORM 193A SEP 87

TABLE I. Electrical performance characteristics. Conditions $\frac{1}{-55}^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C}$ unless otherwise specified Unit Limits Test |Symbol Group A lsubgroups l Min | Max **VOLTAGE-CONTROLLED OSCILLATOR SECTION** $\begin{array}{lll} v_{IN} = v_{IH} \text{ minimum} \\ \text{or } v_{IL} \text{ maximum,} \\ \text{i} I_0 \text{i} = 20 \ \mu\text{A,} \\ \text{CMOS loads} \end{array}$ ٧ V_{CC} = 4.5 V 4.4 High level output I V_{OH} 1,2,3 voltage (VCO_{OUT}) $V_{IN} = V_{IH}$ minimum or V_{IL} maximum, $|I_0| = 4.0$ mA, 3.7 IV_{CC} = 4.5 V TTL loads $V_{IN} = V_{IH}$ minimum or V_{IL} maximum, $|I_0| = 20 \mu A$, CMOS loads ٧ 1,2,3 0.1 Low level output V_{CC} = 4.5 V IV_{OL} voltage (VCO_{OUT}) $\begin{array}{lll} v_{IN} = v_{IH} \ \mbox{minimum} \\ \mbox{or} \ v_{IL} \ \mbox{maximum}, \\ \mbox{i}_{I_0} \mbox{i} = \mbox{4.0 mA}, \\ \mbox{TTL loads} \end{array}$ 0.4 | V_{CC} = 4.5 V ٧ $V_{CC} = 4.5 \text{ V}$ 1,2,3 2.0 High level input 2/ IV_{IH} to 5.5 V voltage (INH) Low level input voltage [VIL |V_{CC} = 4.5 V | to 5.5 V 18.0 ٧ 1,2,3 2/ (INH) 1 2,3 ±0.1 μA Input leakage current GND < VIN < VCC | V_{CC} = 5.5 V IIN (INH, VCOIN) ±1.0 $|V_{CC} = 4.5 \text{ V}$ 300 | kΩ 1 3.0 R1 and R2 range 3/ 4/ RRNG 4 0.0 5/ | pF C1 capacitance range 4/ V_{CC} = 4.5 V I CRNG See footnotes at end of table. SIZE **STANDARDIZED** Α 5962-88757 **MILITARY DRAWING REVISION LEVEL DEFENSE ELECTRONICS SUPPLY CENTER** SHEET DAYTON, OHIO 45444 4

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1988—550-547

Test	 Symbol	-55°C < T _C < +1 2 5°C subgrou						
	 unle	-55°C < T _C < +1 ess otherwise sp	25°C Decified	subgroups 		Max	[
VCO _{IN} operating voltage range	V _{OP}	<u>4/ 6/</u> 		V _{CC} = 4.5 V	1	0.9	3.2	٧
Frequency stability with temperature change	 Δf/ΔT 	R1 = 100 V _{CC} = 4.5	R1 = 100 kΩ, R2 = ∞, 4/ V _{CC} = 4.5 V				0.11	%/°C
Maximum frequency	f _{MAX}	C1 = 50 p R2 = ∞, V	oF, R1 = 3.5 kΩ, /CC = 4.5 V	4/	9	24		MHz
			$R1 = 9.1 \text{ k}\Omega$, $VCC = 4.5 \text{ V}$	<u>4</u> /	9	38		[
Center frequency	equency $ f_{CTR} _{R2 = \infty}^{C1 = 40 \text{ pF}, R1 = 3 \text{ k}\Omega, V_{CC} = 4.5 \text{ V},} _{R2 = \infty}^{C1 = 40 \text{ pF}, R1 = 3 \text{ k}\Omega}$					17		MHz
Frequency linearity	ΔfγCO	R1 = 100 C1 = 100	kΩ, R2 = ∞, pF, V _{CC} = 4.5 \	9		0.4	%	
Offset frequency	lf _{OFF}	 R2 = 220 C1 = 1 nF	$k\Omega$, $V_{CC} = 4.5$	9	400		kHz	
DEMODULATOR SECTION								
Resistor range	IR _S	IAt R _S > 3 lleakage c linfluence	00 kΩ current can VDEM(OUT) <u>4</u> /	V _{CC} = 4.5 V	1 1	50	300	kΩ
Offset voltage, VOFF VIN = VVC VCOIN to VDEM Values ta			o(IN) = VCC/2 ken over R _S	V _{CC} = 4.5 V			 ±20.0 	m∀
Output resistance at DEMOUT	IR _D	I IVDEM(OUT)	= V _{CC} /2 <u>4</u> /	V _{CC} = 4.5 V	1 1		25	Ω
Quiescent current	Icc	IVIN = VCC	or GND	V _{CC} = 5.5 V	1 1 1		8 1 160	μА
See footnotes at end o	of table.						<u> </u>	
STANDARDIZED MILITARY DRAWING			SIZE A	5962-8875			57	
MILITARY D DEFENSE ELECTRONI				REVISION LEVEL SHEET				

☆ U. S. GOVERNMENT PRINTING OFFICE: 1988--550-547

See footnotes at end of	table.							
Input leakage current (SIG _{IN} , COMP _{IN})	IIN	 	≤ VCC	Y _{CC} = 5.5 V 	2,3	 	±30 ±45	μ Α
Low level input voltage (SIGIN, COMPIN, DC coupled)	IV _{IL}	 <u>2</u> / 		 V _{CC} = 4.5 V 	1,2,3	 	0.8	\ V
High level input voltage (SIG _{IN} , COMP _{IN} , DC coupled)	 VIH 	 <u>2/</u> 		V _{CC} = 4.5 V	1,2,3	2.0		V
		VIN = VI or VIL m IO = 4 TTL load	.0 mA,	V _{CC} = 4.5 V			0.4	
Low level output voltage (PCP _{OUT} , PCn _{OUT})	Y OL	VIN = VI or VIL m IO = 2 CMOS loa	äximum, Ο μΑ,	V _{CC} = 4.5 V 	1,2,3		0.1	V
		VIN = VI or VIL m IO = 4 TTL load	aximum, .0 mA,	V _{CC} = 4.5 V		3.7		
High level output voltage (PCP _{OUT} , PCn _{OUT})	V _{OH}	VIN = VI or V _{IL} m I _O = 2 CMOS loa	aximum, O uA.	V _{CC} = 4.5 V	1,2,3	4.4		 V
PHASE COMPARATOR SECTION								
Output voltage versus input frequency	 Y _{OUT} / f _{IN} 	C1 = 100	kΩ, R2 = ∞, pF, R _S = 10 kΩ, kΩ, C2 = 100 pF	 Y _{CC} = 4.5 V 	1	 	 330 	 mV/k
Additional quiescent device current	VI CC	V _{IN} = 2.4	V	 V _{CC} = 4.5 V to 5.5 V	1 2,3]] 360] 490 [µА
Test Symbol 			Conditions $-55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +1$ ss otherwise spo	Group A subgroups 		nits Max 	Uni [.] 	

± U. S. GOVERNMENT PRINTING OFFICE: 1988—550-547

TABLE I. Electrical performance characteristics - Continued. Conditions 1/ -55°C \leq $T_{C} \leq$ +1 $\overline{2}$ 5°C unless otherwise specified Test Symbo1 | Unit Group A Limits subgroups Min | Max | V_{CC} = 5.5 V Three-state off-state IOZ IVIN = VCC or GND 1 ±0.5 | μA current (PC2_{OUT}) 2,3 |±10.0| V_1 at self-bias |V_{CC} = 4.5 V Input resistance RIN 1,2,3 250 $\boldsymbol{k}\Omega$ operating point (SIGIN, COMPIN) |C_L = 50 pF, |see figure 3 | V_{CC} = 4.5 V Propagation delay time, 45 ns tpLH1, SIGIN, COMPIN to PC1_{OUT} 10,11 68 |t_{PHL1} Propagation delay time, ${\rm SIG_{IN}}$, ${\rm COMP_{IN}}$ to ${\rm PCP_{OUT}}$ | V_{CC} = 4.5 V 68 ns tpLH2, 10,11 tPHL2 102 Propagation delay time, SIGIN, COMPIN to PC3 $_{
m OUT}$ 58 87 tpLH3, $V_{CC} = 4.5 \text{ V}$ ns tPHL3 10,11 Output transition time t_{THL}, | V_{CC} = 4.5 V 15 ns 10,11 22 t_{TLH} Output enable time, $V_{CC} = 4.5 \text{ V}$ 60 tPZH, ns SIGIN, COMPIN to PC2_{OUT} 10,11 ^tPZL 90 |VCC = 4.5 V Output disable time, tpHZ, 68 ns SIG_{IN}, COMP_{IN} to PC2_{OUT} 10,11 102 ltpLZ See footnotes on next page. SIZE **STANDARDIZED** Α 5962-88757 MILITARY DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER** REVISION LEVEL SHEET DAYTON, OHIO 45444 7

DESC FORM 193A SEP 87

1

± U. S. GOVERNMENT PRINTING OFFICE: 1988—550-547

- 1/ For a power supply of 5 V $\pm 10\%$, the worst case output voltages (V_{OH} and V_{OL}) occur for HCT at 4.5 V. Thus, the 4.5 V values should be used when designing with this supply. Worst cases V_{IH} and V_{IL} occur at V_{CC} = 5.5 V and 4.5 V, respectively.
- $\underline{2'}$ The VIH and VIL tests are not required, and shall be applied as forcing functions for the VOH or VOL tests.
- 3/ The value for R1 and R2 in parallel should exceed 2.7 k Ω .
- 4/ This parameter is characterization data, and is guaranteed, if not tested, to the limits specified in table I.
- 5/ No maximum limit for C1 capacitance range.
- $\underline{6}/$ The maximum operating voltage can be as high as V $_{\mathbb{CC}}$ 0.9 V, however, this may result in an increased offset voltage.
- 7/ Transition times (t_{TLH}, t_{THL}), if not tested, shall be guaranteed to the limits specified herein.
- 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see $3.6\ \text{herein}$).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88757				
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL		SHEET	8		

U. S. GOVERNMENT PRINTING OFFICE: 1988--550-547

01 Device type Case outline Ε Terminal Terminal number symbol 1 2 PCPOUT PC1_{OUT} COMP_{IN} VCO_{OUT} INH 3 4 5 6 C1A C1B 8 GND VCOIN DEMOUT R1 9 10 11 12 R2 13 14 PC2_{OUT} SIGIN PC3_{OUT} V_{CC} 15 16 Terminal symbol Symbol description PCPOUT PC1OUT COMPIN Phase comparator pulse output Phase comparator 1 output Comparator input VCO_{OUT} VCO output Inhibit input Capacitor C1 connection A Capacitor C1 connection B C1A C1B GND Ground VCOIN VCO input DEMOUT Demodulator output R1 Resistor R1 connection R2 Resistor R2 connection PC2_{OUT} Phase comparator 2 output SIGIN Signal input PC3_{OUT} Phase comparator 3 output VCC Positive supply voltage FIGURE 1. Terminal connections. SIZE **STANDARDIZED** Α 5962-88757 **MILITARY DRAWING**

DESC FORM 193A SEP 87


± U. S. GOVERNMENT PRINTING OFFICE: 1988--550-547


SHEET

REVISION LEVEL

DEFENSE ELECTRONICS SUPPLY CENTER

DAYTON, OHIO 45444





Powered by ICminer.com Electronic-Library Service CopyRight 2003

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 (C_{RNG} measurement) shall be measured only for the initial test and after process or design changes which may affect capacitance. Test all applicable pins on 5 devices with zero failures.
- d. Subgroups 7 and 8 tests shall consist of verifying the functionality of the device. These tests form a part of the vendors test tape and shall be maintained and available from the approved source of supply.

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements 	Subgroups (per method 5005, table I)
 Interim electrical parameters (method 5004)	
 Final electrical test parameters (method 5004)	 1*, 2, 3, 7, 8, 9
 Group A test requirements (method 5005)	1, 2, 3, 4, 7, 8, 9, 10**, 11**
 Groups C and D end-point electrical parameters (method 5005)	1, 2, 3

- PDA applies to subgroup 1.
- ** Subgroups 10 and 11, if not tested, shall be guaranteed to the specified limits in table I.

STANDARDIZED MILITARY DRAWING	SIZE A			5962-88757			
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL	•	SHEET 12		

DESC FORM 193A SEP 87

↑ U. S. GOVERNMENT PRINTING OFFICE: 1989-749-033

- 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
 - 6. NOTES

1

- 6.1 <u>Intended use.</u> Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.4 Record of users. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-ECS, telephone (513) 296-6022.
- 6.5 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone (513) 296-5375.
- 6.6 Approved source of supply. An approved source of supply is listed in MIL-BUL-103. Additional sources will be added to MIL-BUL-103 as they become available. The vendor listed in MIL-BUL-103 has agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECS. The approved source of supply listed below is for information purposes only and is current only to the date of the last action of this document.

	Vendor CAGE number	Vendor 1/ similar part number
5962-8875701EX	34371	 CD54HCT4046AF/3A

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

Vendor name and address

SIZE

34371

Harris Semiconductor 200 Palm Bay Blvd. P.O. Box 883 Melbourne, FL 32901

STANDARDIZED
MILITARY DRAWING

ER

5962-88757

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

REVISION LEVEL

SHEET

13

DESC FORM 193A SEP 87