

#### **FEATURES**

- \* Silicon on sapphire oxide isolated CMOS technology
- \* 3 micron design rules
- \* Typical gate delays 2nS toggle rates of 65 MHz and greater achieved
- \* Radiation hard
- \* Latch-up free
- \* 2µW/MHz power dissipation per active gate
- \* Comprehensive CAD design and support system

## SYSTEM DESCRIPTION

Marconi's SILICON ON SAPPHIRE process provides significant advantages over other CMOS technologies. The absence of the bulk silicon substrate reduces parasitic capacitances, giving an improvement in speed and a reduction in power consumption. The use of a self-aligning silicon gate process gives further improvements in both of the above parameters and achieves higher packing densities. The sapphire substrate also removes the risk of 'latch-up' allowing greater flexibility of use in electrically severe environments, and a significant improvement in radiation tolerance.

The cells in the core area are designed to have a common cell height, the cell width being dependent on the complexity of the cell. The cell width is the minimum possible, though this is, in some cases, increased to achieve adequate drive capability. The cells and the interconnect between cells are placed on a regular grid in such a way that design rule infringement is impossible.

A range of standard input and output buffers are available for use in the peripheral areas. These, and the interconnect from them to the core area, are placed on the same grid as the core area for the same reason.

The cell layout method eliminates design faults, giving a much better chance of first time success than with other design methodologies which involve significant human judgement. However, the normal constraints of logic design apply. Circuits must be designed with due attention to race hazards, timing considerations, and testablility. Good digital design technique combined with the use of our simulation software and cell libraries gives the highest probability of first time design success.

Special cells may be configured by Marconi for non-standard functions. For Example, higher output current buffers and special input cells can be designed on request. These are not part of the current characterised cell library and naturally would require both additional funding and longer prototype and preproduction scheduling

Marconi's 'CELLSOS' system runs on Silvar Lisco's CAL-MP layout software with CASS or Mentor Graphic's IDEA series for schematic capture. Simulation is performed using Genrads's HILO-2. This powerful software suite together with Marconi cell libraries can be supplied through Marconi for customers who wish to design their own circuits.

CAL-MP and CASS are trademarks of Silvar Lisco Inc. IDEA series is a trademark of Mentor Graphics Corporation HILO is a trademark of GenRad Ltd.

Marconi Electronic Devices, Inc 45 Davids Dr. Hauppauge, N.Y. 11788 (516) 231-7710 3402 E-09

Issue A-2 OCT 86 C93 Integrated Circuits





#### **ABSOLUTE MAXIMUM RATINGS**

Supply voltage Vdd 12 volts Positive voltage on any pin Vdd + 0.3 volts Negative voltage on any pin Vss - 0.3 volts Current through any I/O pin + 10 mA Power dissipation Package dependent

Note: Exceeding the 'Absolute Maximum Ratings' may cause permanent damage to the device. These are stress ratings only and functional performance under these conditions for extended periods may adversely affect device reliability.

### RECOMMENDED OPERATING CONDITIONS

Operating supply voltage 3V - 8V Storage temperature\* -65°C to 150°C

Operating ambient temperature\*

Military -55°C to +125°C \*Package dependent -40°C to +85°C

Commercial 0°C to +70°C

## D.C. ELECTRICAL CHARACTERISTICS at 5V and 25°C

Symbol	Parameter	Limit	
lin	Input leakage	1.0µA/gate	Typically <100nA
ldd	Static supply current		Typically <100nA/gate
STANDARI	CMOS INPUTS		
Vih	Input high volts	3.5V min	
Vii	Input low volts	1.5V max	
STANDAR	TTL INPUTS		
Vih	Input high volts	2.0V min	
Vil	Input low volts	0.8V max	
STANDAR	D CMOS OUTPUTS		
Voh	Output high volts	4.5V min	$R_L = 50 \text{ Kohms}$ $C_L = 50 \text{ pF}$
Vol	Output low volts	0.5V max	$R_L = 50 \text{ Kohms}  C_L = 50 \text{ pF}$
STANDAR	D TTL OUTPUTS		
Voh	Output high volts	2.4V min	at loh = -1mA
Vol	Output low volts	0.4V max	at IoI = 2mA

Note: The above data is for Marconi standard input and output cells. For buffered inputs, Schmitt inputs and other 'special cells' please refer to our CELLSOS design manual.


### A.C. ELECTRICAL CHARACTERISTICS at 5V and 25°C

Cell name	Function		O/P edge	Inherent delay	Per 1pF load
C1O2	CMOS input/output		rising	2.0n\$	0,5nS
			falling	2.5nS	0.5nS
NOR2	2 input NOR		rising	2.0nS	15.0nS
	•		falling	2.0nS	10.0nS
RDT	Reset D type	CK - QB	rising	6.0nS	11.0nS
			falling	9.0nS	20.0nS
	Data set up time	5.0nS			
	Data hold time	5.0nS			

3403







For further more detailed information on Marconi's design interfaces and CAD software please refer to our semicustom CAD data sheet.

### PACKAGE OPTIONS AVAILABLE AS STANDARD

**CERAMIC DIL** 18 20 24 28 40 CERDIP 28 40 PLASTIC DIL 20 16 18 24 28 40 **PLASTIC SO** 16L

PIN GRID ARRAY 68 84 120 144

**CERAMIC LCC** 20 44 [48] 68 84 [ ] have 0.040" centers, others have 0.050"

PLASTIC LCC 28 68

40

EPIC (PCB) LCC

**CERQUAD** 44 68 84

Marconi has a wide range of packages offered as standard as shown above. If, however, you have a packaging requirement not on this table a Marconi applications engineer will be happy to discuss your needs.



	CELL LIBRARY QUICK GUIDE			CELL LIBRARY QUICK GUIDE	
Name	Description	Celi width	Name	Description	Cell
COMBINAT	ION GATES		EDGE TRIC	GERED LATCHES	
INVB	Fast inverter	6	RETS	Edge triggered latch with reset	11
INV	Inverter	3	RETSN	Negative edge triggered latch	
BUFF	Non-inverting buffer	8		with reset	16
BUFFB	Double buffer	13	MASTER-S	LAVE FLIP-FLOPS	
BUFFC	Triple buffer	18	DT	D-Type	- 12
BUFFD	Quad buffer	23	D2T	Dual input D-type	16
NAND2	2 input NAND	4	SDT	Set D-type	15
NAND3	3 input NAND	5	RDT	Reset D-type	15
NAND4	4 input NAND	6	SRDT	Set/reset D-type	17
AND2	2 input AND	5	RDTN	Negative edge triggered D-type	
AND3	3 input AND	6		with reset	16
AND4	4 input AND	7	TOGGLE FLIP-FLOPS		
NOR2	2 input NOR	4			
NOR3	3 input NOR	5	RTT	Reset T-type	15
NOR4	4 input NOR	6	STT RTTTOG	Set T-type	15
OR2	2 input OR	5	HIIIOG	Reset T-type with low level toggle enable	18
OR3	3 input OR	6	RTTTOGH	Reset T-type with high level	10
OR4	4 input OR	7		toggle enable	18
ANDNOR	2+2 input AND/NOR	7		,	
ANDOR	2+2 input AND/OR	9	BUFFERS	•	
ORNAND	2+2 input OR/NAND	6	TTLIN	TTL input buffer	8
ORAND	2+2 input OR/AND	7	TRINVL	Tri-state inverter with	
D2NA1	OR2/AND1 invert gate	8		low level enable	5
O2A1	OR2/AND1 gate	7	TRIOP	Tri-state I/O buffer	13
02NA2 02A2	OR2/AND2 invert gate	7			
	OR2/AND2 gate	8	IMBUT	CHITCHE AND DEDIDUEDAL OF L	_
A2NO1 A2O1	AND2/OR1 invert gate	6		OUTPUT AND PERIPHERAL CELL	.5
A201 A2NO2	AND2/OR1 gate AND2/OR2 invert gate	7 7	COP2 TOP2	CMOS output	
A2O2	AND2/OR2 gate	8	1072	TTL output	
EXNOR	Exclusive NOR	6	STANDARD	INPUT AND I/O DEVICES	
EXOR	Exclusive OR	6	CIO2		
SEL2	Select 1 of 2	8	TIO2	CMOS input/output TTL input/output	
SEL2INV	Select 1 of 2 (inv)	o 7	DIP2	Direct input	
OLLEH V	001000 1 01 2 (1117)	•		2.100t input	
ARITHMET	ic		INPUT AND	) I/O DEVICES WITH	
FAD	Full adder	12	EXTERNAL	. PULLUP	
			CIO2U	CMOS input/output with external	
SIMPLE LA	ATCHES			pullup	
NASR	NAND set-reset latch	5	TIO2U	TTL input/output with external	
NOSR	NOR set-reset latch	5		pullup	
0100455	LATOUEO		DIP2U	Direct input with external pullup	
CLOCKED		_	INDIT AND	NO DEVICES WITH BUILDOWN	
DL DLH	D-latch Transparent high level latch	7		D I/O DEVICES WITH PULLDOWN	. 4
	nansparent nich level latch	7	CIO2D	CMOS input/output with pulldown	
RDL	Reset D-latch	8	TIO2D	TTL input/output with pulldown	

The information presented herein is to the best of our knowledge true and accurate. No warranty or guarantee express or implied is made regarding the capacity, performance or suitability of any product.
You are strongly urged to ensure that the information given has not been superseded by a more up-to-date version. All our products and materials are sold subject to our Conditions of Sales available on request.