

4-bit Single Chip Microcomputer



- Core CPU Architecture
- SVD Circuit
- Super Low Operating Voltage (0.9V)
- High Quality Display LCD Driver

■ DESCRIPTION

The E0C623A is an advanced single-chip CMOS 4-bit microcomputer consisting of the E0C6200A CMOS 4-bit core CPU. It also contains the ROM, RAM, LCD driver circuit, time base counter and stopwatch counter. The E0C623A provides an excellent solution for low-power consumption systems with clock functions.

■ FEATURES


- CMOS LSI 4-bit parallel processing
- Clock 32.768kHz (Typ.)
- Instruction set 100 instructions
- Instruction cycle time 153 μ sec, 214 μ sec or 366 μ sec
(depending on instruction)
- ROM capacity 1,024 \times 12 bits
- RAM capacity 80 \times 4 bits
- Input port 4 bits
(pull-down resistors are available by mask option)
- Output port 4 bits
- Serial I/F 8 bits (clock sync.)
- I/O port 4 bits
- LCD driver 20 segments \times 3 commons, 1/3 duty or 4 commons, 1/4 duty
(constant voltage power supply is built in)
- Built-in supply voltage detection (SVD) circuit
- Interrupts Externa : Input interrupt 1 line
Internal : Timer interrupt 2 lines
Serial interface interrupt 1 line
- Supply voltage 1.5V/3.0V (Minimum operating voltage: 0.9V/1.8V)
- Current consumption HALT mode : 1.0 μ A/1.0 μ A (Typ.)
OPERATING mode : 2.5 μ A/2.5 μ A (Typ.)
- Package QFP12-48pin (plastic), QFP6-60pin (plastic)
Die form

■ LINE UP



Model	Supply voltage	Clock
E0C62L3A	1.5V (0.9V to 2.0V)	32kHz (Crystal or CR oscillation)
E0C623A	3.0V (1.8V to 3.5V)	32kHz (Crystal or CR oscillation)

E0C623A

■ BLOCK DIAGRAM



■ PIN CONFIGURATION



■ PIN DESCRIPTION

Pin name	Pin No.		In/Out	Function
	QFP12-48pin	QFP6-60pin		
VDD	37	15	I	Power source (+) terminal
VSS	36	14	I	Power source (-) terminal
V _{S1}	40	18	O	Oscillation and internal logic system regulated voltage output terminal
V _{L1}	44	25	O	LCD system regulated voltage output terminal (approx. -1.05 V)
V _{L2}	45	26	O	LCD system booster output terminal (V _{L1} x 2)
V _{L3}	46	27	O	LCD system booster output terminal (V _{L1} x 3)
CA-CC	41-43	21-23	-	Booster capacitor connecting terminal
OSC1	38	16	I	Crystal or CR oscillation input terminal
OSC2	39	17	O	Crystal or CR oscillation output terminal
K00-K03	28-31	4-7	I	Input terminal
P00-P03	25-22	1, 60-58	I/O	I/O terminal
R00-R03	32-35	8-11	O	Output terminal
SEG0-4	3-7	33-37	O	LCD segment output terminal (Convertible to DC output by mask option)
SEG5	-	38		
SEG6	8	39		
SEG7	-	40		
SEG8-19	9-20	41-52		
COM0-3	47, 48, 1, 2	28-31	O	LCD common output terminal
RESET	27	3	I	Initial reset input terminal
TEST	21	53	I	Test input terminal

■ ELECTRICAL CHARACTERISTICS

● Absolute Maximum Ratings

(V_{DD}=0V)

Rating	Symbol	Value	Unit
Supply voltage	V _{SS}	-5.0 to 0.5	V
Input voltage (1)	V _I	V _{SS} - 0.3 to 0.5	V
Input voltage (2)	V _{Iosc}	V _{SS} - 0.3 to 0.5	V
Operating temperature	T _{OPR}	-20 to 70	°C
Storage temperature	T _{STG}	-65 to 150	°C
Soldering temperature / Time	T _{SOL}	260°C, 10sec (lead section)	-
Permissible dissipation *1	P _D	250	mW

*1: In case of plastic package (QFP12-48pin).

● Recommended Operating Conditions

E0C623A						
Condition	Symbol	Remark	Min.	Typ.	Max.	Unit
Supply voltage	V _{SS}	V _{DD} =0V	-3.5	-3.0	-1.8	V
Oscillation frequency	f _{osc1}	Crystal oscillation		32.768		kHz
	f _{osc2}	CR oscillation, R=420kΩ		65	80	kHz
Booster capacitor (1)	C ₁		0.1			μF
Booster capacitor (2)	C ₂		0.1			μF
Capacitor between V _{DD} and V _{L1}	C ₃		0.1			μF
Capacitor between V _{DD} and V _{L2}	C ₄		0.1			μF
Capacitor between V _{DD} and V _{L3}	C ₅		0.1			μF
Capacitor between V _{DD} and V _{S1}	C ₆		0.1			μF

E0C62L3A

(Ta=-20 to 70°C)

Condition	Symbol	Remark	Min.	Typ.	Max.	Unit
Supply voltage	V _{SS}	V _{DD} =0V *3	-2.0	-1.5	-1.1	V
Oscillation frequency	f _{osc1}	Crystal oscillation		32.768		kHz
	f _{osc2}	CR oscillation, R=420kΩ		65	80	kHz
Booster capacitor (1)	C ₁		0.1			μF
Booster capacitor (2)	C ₂		0.1			μF
Capacitor between V _{DD} and V _{L1}	C ₃		0.1			μF
Capacitor between V _{DD} and V _{L2}	C ₄		0.1			μF
Capacitor between V _{DD} and V _{L3}	C ₅		0.1			μF
Capacitor between V _{DD} and V _{S1}	C ₆		0.1			μF

*1: When the heavy load protection mode is set by software and the SVD circuit is turned off.

*2: The voltage which can be displayed on the LCD panel will differ according to the characteristics of the LCD panel.

*3: When there is no software control during CR oscillation or crystal oscillation.

E0C623A

● DC Characteristics

E0C623A

(Unless otherwise specified: VDD=0V, VSS=-3.0V, fosc=32.768kHz, Ta=25°C, Vs1/VL1–VL3 are internal voltage, C1–C6=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	VIH1	K00–K03, P00–P03	0.2•Vss		0	V
High level input voltage (2)	VIH2	RESET, TEST	0.15•Vss		0	V
Low level input voltage (1)	VIL1	K00–K03, P00–P03	Vss		0.8•Vss	V
Low level input voltage (2)	VIL2	RESET, TEST	Vss		0.85•Vss	V
High level input current (1)	IIH1	VIH1=0V, No pull down resistor	K00–K03, P00–P03	0	0.5	μA
High level input current (2)	IIH2	VIH2=0V, With pull down resistor	K00–K03	5	16	μA
High level input current (3)	IIH3	VIH3=0V, With pull down resistor	P00–P03 RESET, TEST	30	100	μA
Low level input current	IIL	VIL=Vss	K00–K03, P00–P03 RESET, TEST	-0.5	0	μA
High level output current (1)	IOH1	VOH1=0.1•Vss	R02, R03, P00–P03		-1.0	mA
High level output current (2)	IOH2	VOH2=0.1•Vss (built-in protection resistance)	R00, R01		-1.0	mA
Low level output current (1)	IOL1	VOL1=0.9•Vss	R02, R03, P00–P03	3.0		mA
Low level output current (2)	IOL2	VOL2=0.9•Vss (built-in protection resistance)	R00, R01	3.0		mA
Common output current	IOH3	VOH3=-0.05V	COM0–COM3		-3	μA
	IOL3	VOL3=VL3+0.05V		3		μA
Segment output current (during LCD output)	IOH4	VOH4=-0.05V	SEG0–SEG19		-3	μA
	IOL4	VOL4=VL3+0.05V		3		μA
Segment output current (during DC output)	IOH5	VOH5=0.1•Vss	SEG0–SEG19		-300	μA
	IOL5	VOL5=0.9•Vss		300		μA

E0C62L3A

(Unless otherwise specified: VDD=0V, VSS=-1.5V, fosc=32.768kHz, Ta=25°C, Vs1/VL1–VL3 are internal voltage, C1–C6=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	VIH1	K00–K03, P00–P03	0.2•Vss		0	V
High level input voltage (2)	VIH2	RESET, TEST	0.15•Vss		0	V
Low level input voltage (1)	VIL1	K00–K03, P00–P03	Vss		0.8•Vss	V
Low level input voltage (2)	VIL2	RESET, TEST	Vss		0.85•Vss	V
High level input current (1)	IIH1	VIH1=0V, No pull down resistor	K00–K03, P00–P03	0	0.5	μA
High level input current (2)	IIH2	VIH2=0V, With pull down resistor	K00–K03	2.0	16	μA
High level input current (3)	IIH3	VIH3=0V, With pull down resistor	P00–P03 RESET, TEST	9.0	100	μA
Low level input current	IIL	VIL=Vss	K00–K03, P00–P03 RESET, TEST	-0.5	0	μA
High level output current (1)	IOH1	VOH1=0.1•Vss	R02, R03, P00–P03		-200	μA
High level output current (2)	IOH2	VOH2=0.1•Vss (built-in protection resistance)	R00, R01		-200	μA
Low level output current (1)	IOL1	VOL1=0.9•Vss	R02, R03, P00–P03	700		μA
Low level output current (2)	IOL2	VOL2=0.9•Vss (built-in protection resistance)	R00, R01	700		μA
Common output current	IOH3	VOH3=-0.05V	COM0–COM3		-3	μA
	IOL3	VOL3=VL3+0.05V		3		μA
Segment output current (during LCD output)	IOH4	VOH4=-0.05V	SEG0–SEG19		-3	μA
	IOL4	VOL4=VL3+0.05V		3		μA
Segment output current (during DC output)	IOH5	VOH5=0.1•Vss	SEG0–SEG19		-100	μA
	IOL5	VOL5=0.9•Vss		130		μA

● Analog Circuit Characteristics and Current Consumption

E0C623A (Normal Mode)

(Unless otherwise specified: V_{DD}=0V, V_{SS}=-3.0V, f_{osc}=32.768kHz, Ta=25°C, C_G=25pF, V_{S1}/V_{L1}-V_{L3} are internal voltage, C₁-C₆=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Internal voltage	V _{L1}	Connect 1MΩ load resistor between V _{DD} and V _{L1} (without panel load)	-1.15	-1.05	-0.95	V
	V _{L2}	Connect 1MΩ load resistor between V _{DD} and V _{L2} (without panel load)	2•V _{L1} -0.1		2•V _{L1} ×0.9	V
	V _{L3}	Connect 1MΩ load resistor between V _{DD} and V _{L3} (without panel load)	3•V _{L1} -0.1		3•V _{L1} ×0.9	V
SVD voltage	V _{SVD}		-2.55	-2.40	-2.25	V
SVD circuit response time	t _{SVD}				100	μS
Current consumption	I _{OP}	During HALT During execution *1	Without panel load	1.0 2.5	2.5 5.0	μA
				2.5 5.5	5.0 10.0	μA

*1: The SVD circuit is turned off.

E0C623A (Heavy Load Protection Mode)

(Unless otherwise specified: V_{DD}=0V, V_{SS}=-3.0V, f_{osc}=32.768kHz, Ta=25°C, C_G=25pF, V_{S1}/V_{L1}-V_{L3} are internal voltage, C₁-C₆=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Internal voltage	V _{L1}	Connect 1MΩ load resistor between V _{DD} and V _{L1} (without panel load)	-1.15	-1.05	-0.95	V
	V _{L2}	Connect 1MΩ load resistor between V _{DD} and V _{L2} (without panel load)	2•V _{L1} -0.1		2•V _{L1} ×0.85	V
	V _{L3}	Connect 1MΩ load resistor between V _{DD} and V _{L3} (without panel load)	3•V _{L1} -0.1		3•V _{L1} ×0.85	V
SVD voltage	V _{SVD}		-2.55	-2.40	-2.25	V
SVD circuit response time	t _{SVD}				100	μS
Current consumption	I _{OP}	During HALT During execution *1	Without panel load	2.0 5.5	5.5 10.0	μA
				2.5	5.0	μA

*1: The SVD circuit is turned off.

E0C62L3A (Normal Mode)

(Unless otherwise specified: V_{DD}=0V, V_{SS}=-1.5V, f_{osc}=32.768kHz, Ta=25°C, C_G=25pF, V_{S1}/V_{L1}-V_{L3} are internal voltage, C₁-C₆=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Internal voltage	V _{L1}	Connect 1MΩ load resistor between V _{DD} and V _{L1} (without panel load)	-1.15	-1.05	-0.95	V
	V _{L2}	Connect 1MΩ load resistor between V _{DD} and V _{L2} (without panel load)	2•V _{L1} -0.1		2•V _{L1} ×0.9	V
	V _{L3}	Connect 1MΩ load resistor between V _{DD} and V _{L3} (without panel load)	3•V _{L1} -0.1		3•V _{L1} ×0.9	V
SVD voltage	V _{SVD}		-1.30	-1.20	-1.10	V
SVD circuit response time	t _{SVD}				100	μS
Current consumption	I _{OP}	During HALT During execution *1	Without panel load	1.0 2.5	2.5 5.0	μA
				2.5	5.0	μA

*1: The SVD circuit is turned off.

E0C62L3A (Heavy Load Protection Mode)

(Unless otherwise specified: V_{DD}=0V, V_{SS}=-1.5V, f_{osc}=32.768kHz, Ta=25°C, C_G=25pF, V_{S1}/V_{L1}-V_{L3} are internal voltage, C₁-C₆=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Internal voltage	V _{L1}	Connect 1MΩ load resistor between V _{DD} and V _{L1} (without panel load)	-1.15	-1.05	-0.95	V
	V _{L2}	Connect 1MΩ load resistor between V _{DD} and V _{L2} (without panel load)	2•V _{L1} -0.1		2•V _{L1} ×0.85	V
	V _{L3}	Connect 1MΩ load resistor between V _{DD} and V _{L3} (without panel load)	3•V _{L1} -0.1		3•V _{L1} ×0.85	V
SVD voltage	V _{SVD}		-1.30	-1.20	-1.10	V
SVD circuit response time	t _{SVD}				100	μS
Current consumption	I _{OP}	During HALT During execution *1	Without panel load	2.0 5.5	5.5 10.0	μA
				2.5	5.0	μA

*1: The SVD circuit is turned off.

E0C623A

E0C623A (CR, Normal Mode)

(Unless otherwise specified: V_{DD}=0V, V_{SS}=-3.0V, f_{osc}=65kHz, R_{CR}=420kΩ, Ta=25°C, V_{S1}/V_{L1}–V_{L3} are internal voltage, C₁–C₆=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Internal voltage	V _{L1}	Connect 1MΩ load resistor between V _{DD} and V _{L1} (without panel load)	-1.15	-1.05	-0.95	V
	V _{L2}	Connect 1MΩ load resistor between V _{DD} and V _{L2} (without panel load)	2•V _{L1} -0.1		2•V _{L1} ×0.9	V
	V _{L3}	Connect 1MΩ load resistor between V _{DD} and V _{L3} (without panel load)	3•V _{L1} -0.1		3•V _{L1} ×0.9	V
SVD voltage	V _{SVD}		-2.55	-2.40	-2.25	V
SVD circuit response time	t _{SVD}				100	μS
Current consumption	I _{OP}	During HALT During execution *1	Without panel load	8.0 15.0	15.0 20.0	μA

*1: The SVD circuit is turned off.

E0C623A (CR, Heavy Load Protection Mode)

(Unless otherwise specified: V_{DD}=0V, V_{SS}=-3.0V, f_{osc}=65kHz, R_{CR}=420kΩ, Ta=25°C, V_{S1}/V_{L1}–V_{L3} are internal voltage, C₁–C₆=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Internal voltage	V _{L1}	Connect 1MΩ load resistor between V _{DD} and V _{L1} (without panel load)	-1.15	-1.05	-0.95	V
	V _{L2}	Connect 1MΩ load resistor between V _{DD} and V _{L2} (without panel load)	2•V _{L1} -0.1		2•V _{L1} ×0.85	V
	V _{L3}	Connect 1MΩ load resistor between V _{DD} and V _{L3} (without panel load)	3•V _{L1} -0.1		3•V _{L1} ×0.85	V
SVD voltage	V _{SVD}		-2.55	-2.40	-2.25	V
SVD circuit response time	t _{SVD}				100	μS
Current consumption	I _{OP}	During HALT During execution *1	Without panel load	16.0 30.0	30.0 40.0	μA

*1: The SVD circuit is turned off.

E0C62L3A (CR, Normal Mode)

(Unless otherwise specified: V_{DD}=0V, V_{SS}=-1.5V, f_{osc}=65kHz, R_{CR}=420kΩ, Ta=25°C, V_{S1}/V_{L1}–V_{L3} are internal voltage, C₁–C₆=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Internal voltage	V _{L1}	Connect 1MΩ load resistor between V _{DD} and V _{L1} (without panel load)	-1.15	-1.05	-0.95	V
	V _{L2}	Connect 1MΩ load resistor between V _{DD} and V _{L2} (without panel load)	2•V _{L1} -0.1		2•V _{L1} ×0.9	V
	V _{L3}	Connect 1MΩ load resistor between V _{DD} and V _{L3} (without panel load)	3•V _{L1} -0.1		3•V _{L1} ×0.9	V
SVD voltage	V _{SVD}		-1.30	-1.20	-1.10	V
SVD circuit response time	t _{SVD}				100	μS
Current consumption	I _{OP}	During HALT During execution *1	Without panel load	8.0 15.0	15.0 20.0	μA

*1: The SVD circuit is turned off.

E0C62L3A (CR, Heavy Load Protection Mode)

(Unless otherwise specified: V_{DD}=0V, V_{SS}=-1.5V, f_{osc}=65kHz, R_{CR}=420kΩ, Ta=25°C, V_{S1}/V_{L1}–V_{L3} are internal voltage, C₁–C₆=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Internal voltage	V _{L1}	Connect 1MΩ load resistor between V _{DD} and V _{L1} (without panel load)	-1.15	-1.05	-0.95	V
	V _{L2}	Connect 1MΩ load resistor between V _{DD} and V _{L2} (without panel load)	2•V _{L1} -0.1		2•V _{L1} ×0.85	V
	V _{L3}	Connect 1MΩ load resistor between V _{DD} and V _{L3} (without panel load)	3•V _{L1} -0.1		3•V _{L1} ×0.85	V
SVD voltage	V _{SVD}		-1.30	-1.20	-1.10	V
SVD circuit response time	t _{SVD}				100	μS
Current consumption	I _{OP}	During HALT During execution *1	Without panel load	16.0 30.0	30.0 40.0	μA

*1: The SVD circuit is turned off.

● Oscillation Characteristics

The oscillation characteristics change depending on the conditions (components used, board pattern, etc.). Use the following characteristics as reference values.

E0C623A (Crystal oscillation circuit)

(Unless otherwise specified: V_{DD}=0V, V_{SS}=-3.0V, Crystal: C-002R (C_I=35kΩ), C_G=25pF, C_D=built-in, Ta=25°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation start voltage	V _{STA}	t _{STA} ≤5sec (V _{SS})	-1.8			V
Oscillation stop voltage	V _{STP}	t _{STP} ≤10sec (V _{SS})	-1.8			V
Built-in capacitance (drain)	C _D	Including the parasitic capacity inside the IC		20		pF
Frequency/voltage deviation	∂f/∂V	V _{SS} =-1.8 to -3.5V			5	ppm
Frequency/IC deviation	∂f/∂IC		-10		10	ppm
Frequency adjustment range	∂f/∂C _G	C _G =5 to 25pF	40			ppm
Harmonic oscillation start voltage	V _{HHO}	C _G =5pF (V _{SS})			-3.5	V
Permitted leak resistance	R _{LEAK}	Between OSC1 and V _{DD} , V _{SS}	200			MΩ

E0C62L3A (Crystal oscillation circuit)

(Unless otherwise specified: V_{DD}=0V, V_{SS}=-1.5V, Crystal: C-002R (C_I=35kΩ), C_G=25pF, C_D=built-in, Ta=25°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation start voltage	V _{STA}	t _{STA} ≤5sec (V _{SS})	-1.1			V
Oscillation stop voltage	V _{STP}	t _{STP} ≤10sec (V _{SS})	-1.1(-0.9)*1			V
Built-in capacitance (drain)	C _D	Including the parasitic capacity inside the IC		20		pF
Frequency/voltage deviation	∂f/∂V	V _{SS} =-1.1 to -2.0V (-0.9) *1			5	ppm
Frequency/IC deviation	∂f/∂IC		-10		10	ppm
Frequency adjustment range	∂f/∂C _G	C _G =5 to 25pF	40			ppm
Harmonic oscillation start voltage	V _{HHO}	C _G =5pF (V _{SS})			-2.0	V
Permitted leak resistance	R _{LEAK}	Between OSC1 and V _{DD} , V _{SS}	200			MΩ

*1: Items enclosed in parentheses () are those used when operating at heavy load protection mode.

E0C623A (CR oscillation circuit)

(Unless otherwise specified: V_{DD}=0V, V_{SS}=-3.0V, R_{CR}=420kΩ, Ta=25°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation frequency dispersion	f _{OSC}		-20	65kHz	20	%
Oscillation start voltage	V _{STA}		(V _{SS})	-1.8		V
Oscillation start time	t _{STA}	V _{SS} =-1.8 to -3.5V		3		mS
Oscillation stop voltage	V _{STP}		(V _{SS})	-1.8		V


E0C62L3A (CR oscillation circuit)

(Unless otherwise specified: V_{DD}=0V, V_{SS}=-1.5V, R_{CR}=420kΩ, Ta=25°C)


Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation frequency dispersion	f _{OSC}		-20	65kHz	20	%
Oscillation start voltage	V _{STA}		(V _{SS})	-1.1		V
Oscillation start time	t _{STA}	V _{SS} =-1.1 to -2.0V		3		mS
Oscillation stop voltage	V _{STP}		(V _{SS})	-1.1		V

E0C623A

■ BASIC EXTERNAL CONNECTION DIAGRAM



■ PACKAGE DIMENSIONS



NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 1999 All right reserved.

SEIKO EPSON CORPORATION

ELECTRONIC DEVICES MARKETING DIVISION

IC Marketing & Engineering Group

ED International Marketing Department I (Europe & U.S.A.)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone : 042-587-5812 FAX : 042-587-5564

ED International Marketing Department II (Asia)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone : 042-587-5814 FAX : 042-587-5110

