

μ PD42S16165L, 4216165L**3.3 V OPERATION 16 M-BIT DYNAMIC RAM
1 M-WORD BY 16-BIT, HYPER PAGE MODE(EDO),
BYTE READ/WRITE MODE****Description**

The μ PD42S16165L, 4216165L are 1,048,576 words by 16 bits CMOS dynamic RAMs with optional hyper page mode (EDO).

Hyper page mode (EDO) is a kind of the page mode and is useful for the read operation.

Besides, the μ PD42S16165L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

The μ PD42S16165L, 4216165L are packaged in 50-pin plastic TSOP (II) and 42-pin plastic SOJ.

Features

- Hyper page mode (EDO)
- 1,048,576 words by 16 bits organization
- Single +3.3 V ± 0.3 V power supply

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	Hyper page mode (EDO) cycle time (MIN.)
μ PD42S16165L-A60, 4216165L-A60	396 mW	60 ns	104 ns	25 ns
μ PD42S16165L-A70, 4216165L-A70	360 mW	70 ns	124 ns	30 ns

- The μ PD42S16165L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh

Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
μ PD42S16165L	4,096 cycles / 128 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	0.54 mW (CMOS level input)
μ PD4216165L	4,096 cycles / 64 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	1.8 mW (CMOS level input)


The information in this document is subject to change without notice.

Ordering Information


Part number	Access time (MAX.)	Package	Refresh
μPD42S16165LG5-A60	60 ns	50-pin plastic TSOP (II) (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh
μPD42S16165LG5-A70	70 ns		$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh
μPD42S16165LLE-A60	60 ns	42-pin plastic SOJ (400 mil)	$\overline{\text{RAS}}$ only refresh
μPD42S16165LLE-A70	70 ns		Hidden refresh
μPD4216165LG5-A60	60 ns	50-pin plastic TSOP (II) (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh
μPD4216165LG5-A70	70 ns		$\overline{\text{RAS}}$ only refresh
μPD4216165LLE-A60	60 ns	42-pin plastic SOJ (400 mil)	Hidden refresh
μPD4216165LLE-A70	70 ns		

Pin Configurations (Marking Side)

50-pin Plastic TSOP (II) (400 mil)




42-pin Plastic SOJ (400 mil)



- A0 to A11 : Address Inputs
- I/O1 to I/O16 : Data Inputs/Outputs
- RAS : Row Address Strobe
- UCAS : Column Address Strobe (upper)
- LCAS : Column Address Strobe (lower)
- WE : Write Enable
- OE : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

6427525 0091188 863

Block Diagram



Input/Output Pin Functions

The μPD42S16165L, 4216165L have input pins $\overline{RAS}$, $\overline{CAS}$ ^{Note}, $\overline{WE}$, $\overline{OE}$, A0 to A11 and input/output pins I/O1 to I/O16.

Pin name	Input/Output	Function
$\overline{RAS}$ (Row address strobe)	Input	$\overline{RAS}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • $\overline{CAS}$ before $\overline{RAS}$ refresh
$\overline{CAS}$ (Column address strobe)		$\overline{CAS}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A11 (Address inputs)		Address bus. Input total 20-bit of address signal, upper 12-bit and lower 8-bit in sequence (address multiplex method). Therefore, one word is selected from 1,048,576-word by 16-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{RAS}$. Then, switch the address bus to column address and activate $\overline{CAS}$. Each address is taken into the device when $\overline{RAS}$ and $\overline{CAS}$ are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of $\overline{RAS}$ and $\overline{CAS}$.
$\overline{WE}$ (Write enable)		Write control signal. Write operation is executed by activating $\overline{RAS}$, $\overline{CAS}$ and $\overline{WE}$.
$\overline{OE}$ (Output enable)		Read control signal. Read operation can be executed by activating $\overline{RAS}$, $\overline{CAS}$ and $\overline{OE}$. If $\overline{WE}$ is activated during read operation, $\overline{OE}$ is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O16 (Data inputs/outputs)	Input/Output	16-bit data bus. I/O1 to I/O16 are used to input/output data.

Note $\overline{CAS}$ means $\overline{UCAS}$ and $\overline{LCAS}$.

Hyper Page Mode (EDO)

The hyper page mode (EDO) is a kind of page mode with enhanced features. The two major features of the hyper page mode (EDO) are as follows.

1. Data output time is extended.

In the hyper page mode (EDO), the output data is held to the next $\overline{\text{CAS}}$ cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode (EDO) is extended compared with the fast page mode (= data extend function). In the fast page mode, the data output time becomes shorter as the $\overline{\text{CAS}}$ cycle time becomes shorter. Therefore, in the hyper page mode (EDO), the timing margin in read cycle is larger than that of the fast page mode even if the $\overline{\text{CAS}}$ cycle time becomes shorter.

2. The $\overline{\text{CAS}}$ cycle time in the hyper page mode (EDO) is shorter than that in the fast page mode.


In the hyper page mode (EDO), due to the data extend function, the $\overline{\text{CAS}}$ cycle time can be shorter than in the fast page mode if the timing margin is the same.

Taking a device whose t_{RAC} is 60 ns as an example, the $\overline{\text{CAS}}$ cycle time in the fast page mode is 25 ns while that in the fast page mode is 40 ns.

In the hyper page mode (EDO), read (data out) and write (data in) cycles can be executed repeatedly during one $\overline{\text{RAS}}$ cycle. The hyper page mode (EDO) allows both read and write operations during one cycle, but the performance is equivalent to that of the fast page mode in that case.

The following shows a part of the hyper page mode (EDO) read cycle. Specifications to be observed are described in the next page.

Hyper Page Mode (EDO) Read Cycle



Cautions when using the hyper page mode (EDO)

1. $\overline{\text{CAS}}$ access should be used to operate t_{HPC} at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on the state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OFR} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{OEZ} is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WPZ} are effective.
3. In read cycle, the effective specification depends on the state of $\overline{\text{CAS}}$ signal when controlling data output with the $\overline{\text{OE}}$ signal.
 - (1) $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 - (2) $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{OCH} is effective.

Electrical Specifications

- $\overline{\text{CAS}}$ means $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.
- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN.)}$), wait more than 100 μs ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ inactive) and then, execute eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ or $\overline{\text{RAS}}$ only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	V_I		-0.5 to +4.6	V
Supply voltage	V_{CC}		-0.5 to +4.6	V
Output current	I_O		20	mA
Power dissipation	P_D		1	W
Operating ambient temperature	T_A		0 to +70	°C
Storage temperature	T_{stg}		-55 to +125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V_{CC}		3.0	3.3	3.6	V
High level input voltage	V_{IH}		2.0		$V_{CC} + 0.3$	V
Low level input voltage	V_{IL}		-0.3		+0.8	V
Operating ambient temperature	T_A		0		70	°C

Capacitance ($T_A = 25\text{ }^{\circ}\text{C}$, $f = 1\text{ MHz}$)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C_{II}	Address			5	pF
	C_{I2}	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$			7	
Data input/output capacitance	$C_{I/O}$	I/O			7	pF

DC Characteristics (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Test condition		MIN.	MAX.	Unit	Notes
Operating current		I _{CC1}	RAS, CAS cycling	tr _{AC} = 60 ns		90	mA	1, 2, 3
			tr _C = tr _C (MIN.), I _O = 0 mA	tr _{AC} = 70 ns		80		
Standby current	μPD42S16165L	I _{CC2}	RAS, CAS ≥ V _{IH} (MIN.), I _O = 0 mA			0.5	mA	
			RAS, CAS ≥ V _{CC} - 0.2 V, I _O = 0 mA			0.15		
	μPD4216165L		RAS, CAS ≥ V _{IH} (MIN.), I _O = 0 mA			2.0		
	μPD4216165L		RAS, CAS ≥ V _{CC} - 0.2 V, I _O = 0 mA			0.5		
RAS only refresh current		I _{CC3}	RAS cycling, CAS ≥ V _{IH} (MIN.)	tr _{AC} = 60 ns		90	mA	1, 2, 3, 4
			tr _C = tr _C (MIN.), I _O = 0 mA	tr _{AC} = 70 ns		80		
Operating current (Hyper page mode (EDO))		I _{CC4}	RAS ≤ V _{IL} (MAX.), CAS cycling	tr _{AC} = 60 ns		110	mA	1, 2, 5
			th _{PC} = th _{PC} (MIN.), I _O = 0 mA	tr _{AC} = 70 ns		100		
CAS before RAS refresh current		I _{CC5}	RAS cycling	tr _{AC} = 60 ns		90	mA	1, 2
			tr _C = tr _C (MIN.), I _O = 0 mA	tr _{AC} = 70 ns		80		
CAS before RAS long refresh current (4,096 cycles / 128 ms, only for the μPD42S16165L)		I _{CC6}	CAS before RAS refresh : tr _C = 31.3 μs RAS, CAS: V _{CC} - 0.2 V ≤ V _{IH} ≤ V _{IH} (MAX.) 0 V ≤ V _{IL} ≤ 0.2 V Standby: RAS, CAS ≥ V _{CC} - 0.2 V Address: V _{IH} or V _{IL} WE, OE: V _{IH} I _O = 0 mA	tr _{AS} ≤ 1 μs		220	μA	1, 2
CAS before RAS self refresh current (only for the μPD42S16165L)		I _{CC7}	RAS, CAS : tr _{ASS} = 5 ms V _{CC} - 0.2 V ≤ V _{IH} ≤ V _{IH} (MAX.) 0 V ≤ V _{IL} ≤ 0.2 V I _O = 0 mA			150	μA	2
Input leakage current		I _I (I)	V _I = 0 to 3.6 V All other pins not under test = 0 V		-5	+5	μA	
Output leakage current		I _O (I)	V _O = 0 to 3.6 V Output is disabled (Hi-Z)		-5	+5	μA	
High level output voltage		V _{OH}	I _O = -2.0 mA		2.4		V	
Low level output voltage		V _{OL}	I _O = +2.0 mA			0.4	V	


- Notes**
1. I_{CC1}, I_{CC3}, I_{CC4}, I_{CC5} and I_{CC6} depend on cycle rates (trc and thpc).
 2. Specified values are obtained with outputs unloaded.
 3. I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during RAS ≤ V_{IL} (MAX.) and CAS ≥ V_{IH} (MIN.).
 4. I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 5. I_{CC4} is measured assuming that all column address inputs are switched only once during each hyper page (EDO) cycle.

6427525 0091194 067


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

Parameter	Symbol	trac = 60 ns		trac = 70 ns		Unit	Notes	
		MIN.	MAX.	MIN.	MAX.			
Read / Write cycle time	t _{RC}	104	—	124	—	ns		
RAS precharge time	t _{RP}	40	—	50	—	ns		
CAS precharge time	t _{CPN}	10	—	10	—	ns		
RAS pulse width	t _{RAS}	60	10,000	70	10,000	ns	1	
CAS pulse width	t _{CAS}	10	10,000	12	10,000	ns		
RAS hold time	t _{RSH}	10	—	12	—	ns		
CAS hold time	t _{CSH}	40	—	50	—	ns		
RAS to CAS delay time	t _{RCO}	14	45	14	52	ns	2	
RAS to column address delay time	t _{RAD}	12	30	12	35	ns	2	
CAS to RAS precharge time	t _{CRP}	5	—	5	—	ns	3	
Row address setup time	t _{ASR}	0	—	0	—	ns		
Row address hold time	t _{RAH}	10	—	10	—	ns		
Column address setup time	t _{ASC}	0	—	0	—	ns		
Column address hold time	t _{CAH}	10	—	12	—	ns		
OE lead time referenced to RAS	t _{OES}	0	—	0	—	ns		
CAS to data setup time	t _{CLZ}	0	—	0	—	ns		
OE to data setup time	t _{OLZ}	0	—	0	—	ns		
OE to data delay time	t _{OED}	13	—	15	—	ns		
Masked byte write hold time referenced to RAS	t _{MRH}	0	—	0	—	ns		
Transition time (rise and fall)	t _T	1	50	1	50	ns		
Refresh time	μPD42S16165L	t _{REF}	—	128	—	128	ms	4
	μPD4216165L		—	64	—	64	ms	

- Notes** 1. In $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles, $t_{\text{RAS}}(\text{MAX.})$ is 100 μs .
 If 10 $\mu\text{s} < t_{\text{RAS}} < 100 \mu\text{s}$, $\overline{\text{RAS}}$ precharge time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (t_{RPS}) is applied.
2. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}}(\text{MAX.})$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

3. $t_{\text{CRP}}(\text{MIN.})$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.
4. This specification is applied only to the $\mu\text{PD42S16165L}$.

Read Cycle

Parameter	Symbol	$t_{\text{RAC}} = 60 \text{ ns}$		$t_{\text{RAC}} = 70 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Access time from $\overline{\text{RAS}}$	t_{RAC}	—	60	—	70	ns	1
Access time from $\overline{\text{CAS}}$	t_{CAC}	—	17	—	18	ns	1
Access time from column address	t_{AA}	—	30	—	35	ns	1
Access time from $\overline{\text{OE}}$	t_{OEA}	—	15	—	18	ns	
Column address lead time referenced to $\overline{\text{RAS}}$	t_{RAL}	30	—	35	—	ns	
Read command setup time	t_{RCS}	0	—	0	—	ns	
Read command hold time referenced to $\overline{\text{RAS}}$	t_{RRH}	0	—	0	—	ns	2
Read command hold time referenced to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	ns	2
Output buffer turn-off delay time from $\overline{\text{OE}}$	t_{OEZ}	0	13	0	15	ns	3
$\overline{\text{CAS}}$ hold time to $\overline{\text{OE}}$	t_{CHO}	5	—	5	—	ns	

- Notes** 1. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}}(\text{MAX.})$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

2. Either $t_{\text{RCH}}(\text{MIN.})$ or $t_{\text{RRH}}(\text{MIN.})$ should be met in read cycles.
3. $t_{\text{OEZ}}(\text{MAX.})$ defines the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
$\overline{WE}$ hold time referenced to $\overline{CAS}$	t _{WCH}	10	—	10	—	ns	1
$\overline{WE}$ pulse width	t _{WP}	10	—	10	—	ns	1
$\overline{WE}$ lead time referenced to $\overline{RAS}$	t _{RWL}	10	—	12	—	ns	
$\overline{WE}$ lead time referenced to $\overline{CAS}$	t _{CWL}	10	—	12	—	ns	
$\overline{WE}$ setup time	t _{WCS}	0	—	0	—	ns	2
$\overline{OE}$ hold time	t _{OEH}	0	—	0	—	ns	
Data-in setup time	t _{DS}	0	—	0	—	ns	3
Data-in hold time	t _{DH}	10	—	10	—	ns	3

- Notes**
1. t_{WP} (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH} (MIN.) should be met.
 2. If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS} (MIN.) and t_{DH} (MIN.) are referenced to the $\overline{CAS}$ falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the $\overline{WE}$ falling edge.

Read Modify Write Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
Read modify write cycle time	t _{RWC}	133	—	157	—	ns	
$\overline{RAS}$ to $\overline{WE}$ delay time	t _{RWD}	77	—	89	—	ns	1
$\overline{CAS}$ to $\overline{WE}$ delay time	t _{CWD}	32	—	37	—	ns	1
Column address to $\overline{WE}$ delay time	t _{AWD}	47	—	54	—	ns	1

- Note**
1. If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RWD} ≥ t_{RWD} (MIN.), t_{CWD} ≥ t_{CWD} (MIN.), t_{AWD} ≥ t_{AWD} (MIN.) and t_{CPWD} ≥ t_{CPWD} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Hyper Page Mode (EDO)

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read / Write cycle time	t _{HPC}	25	—	30	—	ns	1
$\overline{\text{RAS}}$ pulse width	t _{RASP}	60	125,000	70	125,000	ns	
$\overline{\text{CAS}}$ pulse width	t _{HCAS}	10	10,000	12	10,000	ns	
$\overline{\text{CAS}}$ precharge time	t _{CP}	10	—	10	—	ns	
Access time from $\overline{\text{CAS}}$ precharge	t _{ACP}	—	35	—	40	ns	
$\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time	t _{CPWD}	52	—	59	—	ns	2
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	t _{RHCP}	35	—	40	—	ns	
Read modify write cycle time	t _{HPRWC}	66	—	75	—	ns	
Data output hold time	t _{DHC}	5	—	5	—	ns	
$\overline{\text{OE}}$ to $\overline{\text{CAS}}$ hold time	t _{OCH}	5	—	5	—	ns	4
$\overline{\text{OE}}$ precharge time	t _{OEP}	5	—	5	—	ns	
Output buffer turn-off delay from $\overline{\text{WE}}$	t _{WEZ}	0	13	0	15	ns	3,4
$\overline{\text{WE}}$ pulse width	t _{WPZ}	10	—	10	—	ns	4
Output buffer turn-off delay from $\overline{\text{RAS}}$	t _{OFR}	0	13	0	15	ns	3,4
Output buffer turn-off delay from $\overline{\text{CAS}}$	t _{OFC}	0	13	0	15	ns	3,4

Notes 1. t_{HPC} (MIN.) is applied to $\overline{\text{CAS}}$ access.

2. If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{TRWD} ≥ t_{TRWD} (MIN.), t_{CPWD} ≥ t_{CPWD} (MIN.), t_{AWD} ≥ t_{AWD} (MIN.) and t_{CPWD} ≥ t_{CPWD} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

3. t_{OFC} (MAX.), t_{OFR} (MAX.) and t_{WEZ} (MAX.) define the time when the output achieves the conditions of Hi-Z and is not referenced to V_{OH} or V_{OL}.

4. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on state of each signal.

(1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of the read cycle)

$\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active

t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.

t_{OFR} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.

(2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)

$\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{WEZ} is effective.

(3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)

$\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WEZ} are effective.

(4) $\overline{\text{WE}}$: inactive (in read cycle)

$\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{OCH} is effective.


$\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{OCH} is effective.

Refresh Cycle


Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
CAS setup time	t _{CSR}	5	—	5	—	ns	
CAS hold time (CAS before RAS refresh)	t _{CHR}	10	—	10	—	ns	
RAS precharge CAS hold time	t _{RPC}	5	—	5	—	ns	
RAS pulse width (CAS before RAS self refresh)	t _{RASS}	100	—	100	—	μs	1
RAS precharge time (CAS before RAS self refresh)	t _{RPS}	110	—	130	—	ns	1
CAS hold time (CAS before RAS self refresh)	t _{CHS}	—50	—	—50	—	ns	1
WE hold time	t _{WHR}	15	—	15	—	ns	

Note 1. This specification is applied only to the μPD42S16165L.

Read Cycle



Upper Byte Read Cycle



Remark L I/O: Hi-Z


The timing diagram illustrates the relationship between the 64K1602 LCD module and the microcontroller. The signals shown are:

- RAS**: Row Address Strobe. Timing parameters include t_{CRP} (setup), t_{RAS} (pulse width), t_{AC} (access time), and t_{RP} (return time).
- UCAS**: User Command Address Strobe. Timing parameters include t_{MRH} (margin high time).
- LCAS**: Local Command Address Strobe. Timing parameters include t_{CRP} (setup), t_{CSD} (setup), t_{RSH} (setup), t_{CAS} (setup), and t_{CPN} (pulse width).
- Address**: Data bus for Row and Column addresses. Timing parameters include t_{ASR} (setup), t_{RAH} (hold), t_{ASC} (setup), t_{CAH} (hold), and t_{RAL} (return low).
- WE**: Write Enable. Timing parameters include t_{RCH} (return high), t_{RRH} (return high), and t_{WPZ} (write pulse width).
- OE**: Output Enable. Timing parameters include t_{OCH} (return high), t_{OES} (return high), t_{OEA} (return high), t_{OHO} (return high), and t_{WEZ} (write enable time).
- L I/O**: Data bus. Timing parameters include t_{RAC} (return high), t_{AA} (return high), t_{CAC} (return high), t_{OLZ} (return high), t_{OFC} (return high), t_{OEZ} (return high), and t_{OFR} (return high).

The diagram also shows the **Hi-Z** (high impedance) state for the data bus during certain operations.


6427525 0091202 T63

Early Write Cycle




Remark $\overline{OE}$: Don't care

Upper Byte Early Write Cycle




Remark $\overline{OE}$, L I/O: Don't care

Lower Byte Early Write Cycle




Remark $\overline{OE}$, U I/O: Don't care

Late Write Cycle




Upper Byte Late Write Cycle




Remark L I/O: Don't care

Lower Byte Late Write Cycle



Remark U I/O: Don't care

Read Modify Write Cycle



[illegible]

6427525 0091210 03T

The timing diagram illustrates the relationship between various control and data signals for the 64K1602 LCD module. The signals and their timing parameters are as follows:

- RAS**: V_{IH} , V_{IL} . Timing parameters: tr_{WC} , tr_{AS} , tr_{RP} , tr_{CP} .
- UCAS**: V_{IH} , V_{IL} . Timing parameters: tr_{CD} , tr_{SH} , tr_{SH} , tr_{CAS} , tr_{CPN} .
- LCAS**: V_{IH} , V_{IL} . Timing parameters: tr_{AD} , tr_{ASR} , tr_{AH} , tr_{AS} , tr_{CAH} .
- Address**: V_{IH} , V_{IL} . Timing parameters: tr_{WD} , tr_{AWD} , tr_{WL} , tr_{WL} , tr_{WP} , tr_{CS} , tr_{AC} , tr_{A} , tr_{AC} .
- WE**: V_{IH} , V_{IL} . Timing parameters: to_{EA} , to_{EH} , to_{ED} , to_{S} , to_{H} .
- OE**: V_{IH} , V_{IL} . Timing parameters: to_{LZ} , to_{EZ} .
- L I/O**: V_{IH} , V_{IL} . Timing parameters: to_{LZ} , to_{EZ} .
- L I/O**: V_{OH} , V_{OL} . Timing parameters: $Hi-Z$.

392

6427525 0091211 T76

[illegible]


6427525 0091212 902

The timing diagram illustrates the relationship between several control and data signals over time. The signals are:

- RAS**: Active-low signal (V_{IH} , V_{IL}) with parameters t_{RASP} , t_{RHCP} , and t_{RP} .
- UCAS**: Active-low signal (V_{IH} , V_{IL}) with parameters t_{CRP} , t_{CSH} , t_{CHGAS} , t_{HPC} , t_{RSH} , t_{HCAS} , and t_{CPN} .
- LCAS**: Active-low signal (V_{IH} , V_{IL}) with parameters t_{CRP} , t_{CP} , t_{HCAS} , and t_{MRH} .
- Address**: Multiplexed signal (V_{IH} , V_{IL}) showing Row and Column address periods with parameters t_{ASR} , t_{RAH} , t_{ASC} , t_{CAH} , t_{TAD} , t_{TSC} , t_{TOA} , t_{TRAL} , t_{TOFR} , and t_{TOFC} .
- WE**: Active-low write enable signal (V_{IH} , V_{IL}) with parameters t_{RCS} , t_{TCH} , t_{TRAH} , t_{TPZ} , and t_{WEZ} .
- OE**: Active-low output enable signal (V_{IH} , V_{IL}) with parameters t_{TOEA} , t_{TAA} , t_{TACAC} , t_{CHO} , and t_{TOEZ} .
- U I/O**: Data bus signal (V_{OH} , V_{OL}) showing Hi-Z and Data out states with parameters t_{TRAC} , t_{TAA} , t_{TCAC} , t_{TCLZ} , t_{TDHC} , and t_{TOHC} .
- L I/O**: Data bus signal (V_{OH} , V_{OL}) showing Hi-Z and Data out states.

- Remarks**
1. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.
 2. This cycle can be used to control either $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ only. Or, it can be used to control $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ simultaneously, or at random.

Hyper Page Mode (EDO) Read Cycle ($\overline{\text{WE}}$ Control)




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

[illegible]

396

6427525 0091215 611

Hyper Page Mode (EDO) Early Write Cycle



Remarks 1. $\overline{OE}$: Don't care


2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

The timing diagram illustrates the sequence of signals for the 64K1602 LCD module. The signals and their timing parameters are as follows:

- RAS** (V_{IH} , V_{IL}): Row Address Strobe. Timing parameters: t_{RASP} (pulse width), t_{RHCP} (high pulse width), t_{RP} (fall time).
- UCAS** (V_{IH} , V_{IL}): User Command Address Strobe. Timing parameters: t_{CRP} (pulse width), t_{CSD} (setup time), t_{CHS} (hold time), t_{HCP} (high pulse width), t_{RSH} (rise time), t_{HCAS} (high pulse width), t_{CPN} (pulse width).
- LCAS** (V_{IH} , V_{IL}): LCD Command Address Strobe. Timing parameters: t_{CRP} (pulse width), t_{CP} (pulse width), t_{HCAS} (high pulse width), t_{MRH} (high pulse width).
- Address** (V_{IH} , V_{IL}): Data/Address bus. Timing parameters: t_{ASR} (setup time), t_{RAH} (hold time), t_{ASC} (setup time), t_{CAH} (hold time), t_{ASC} (setup time), t_{CAH} (hold time), t_{ASC} (setup time), t_{CAH} (hold time), t_{ASL} (setup time), t_{CAH} (hold time).
- WE** (V_{IH} , V_{IL}): Write Enable. Timing parameters: t_{WCS} (setup time), t_{WCH} (hold time).
- U I/O** (V_{IH} , V_{IL}): User I/O. Timing parameters: t_{OS} (setup time), t_{OH} (hold time).
- L I/O** (V_{IH} , V_{IL}): LCD I/O. Timing parameters: t_{OS} (setup time), t_{OH} (hold time).

- Remarks**
1. $\overline{OE}$: Don't care
 2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{CAS}$ cycles within the same $\overline{RAS}$ cycle.
 3. This cycle can be used to control either $\overline{UCAS}$ or $\overline{LCAS}$ only. Or, it can be used to control $\overline{UCAS}$ or $\overline{LCAS}$ simultaneously, or at random.

Hyper Page Mode (EDO) Late Write Cycle



Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

The diagram illustrates the timing relationships between several control and data signals during memory access operations. The signals shown are:


- RAS**: Row Address Strobe, active low.
- UCAS**: Upper Chip Address Strobe, active low.
- LCAS**: Lower Chip Address Strobe, active low.
- Address**: Multiplexed address bus, showing Row and Column addresses.
- WE**: Write Enable, active low.
- OE**: Output Enable, active low.
- U I/O**: User Input/Output signal, active low.
- L I/O**: Local Input/Output signal, active low.

Key timing parameters labeled include:

- t_{RASP} , t_{RHP} , t_{RP}
- t_{CRP} , t_{CSD} , t_{HCAS} , t_{HPC} , t_{RSH} , t_{HCAS} , t_{CPN}
- t_{CP} , t_{MRH}
- t_{RASR} , t_{RAH} , t_{ASC} , t_{CAH} , t_{ASC} , t_{CAH} , t_{AL}
- t_{OEH} , t_{OS} , t_{OH} , t_{OED} , t_{DS} , t_{DH}

- Remarks**
1. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.
 2. This cycle can be used to control either $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ only. Or, it can be used to control $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ simultaneously, or at random.

Hyper Page Mode (EDO) Read Modify Write Cycle



Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.


[illegible]

- 6427525 0091221 915

[illegible]

6427525 0091222 851

CAS Before RAS Self Refresh Cycle (Only for the μPD42S16165L)



Remark Address, $\overline{WE}$, $\overline{OE}$: Don't care L I/O, U I/O: Hi-Z

Cautions on Use of CAS Before RAS Self Refresh

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with long RAS only refresh (both distributed and burst), the following cautions must be observed.

(1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh

When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh 4,096 times within a 64 ms interval just before and after setting CAS before RAS self refresh.

(2) Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh

When CAS before RAS self refresh and RAS only refresh are used in combination, please perform RAS only refresh 4,096 times within a 64 ms interval just before and after setting CAS before RAS self refresh.


(3) If $t_{RASS(MIN.)}$ is not satisfied at the beginning of CAS before RAS self refresh cycles ($t_{RAS} < 100 \mu s$), CAS before RAS refresh cycles will be executed one time.

If $10 \mu s < t_{RAS} < 100 \mu s$, RAS precharge time for CAS before RAS self refresh (t_{RPS}) is applied.

And refresh cycles (4,096/128 ms) should be met.


For details, please refer to **How to use DRAM** User's Manual.

CAS Before RAS Refresh Cycle



Remark Address, $\overline{WE}$, $\overline{OE}$: Don't care L I/O, U I/O: Hi-Z


RAS Only Refresh Cycle



Remark $\overline{WE}$, $\overline{OE}$: Don't care L I/O, U I/O: Hi-Z

[illegible]


Hidden Refresh Cycle (Write)





Remark $\overline{\text{OE}}$: Don't care

Package Drawings

50PIN PLASTIC TSOP(II) (400 mil)



detail of lead end




NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	21.17 MAX.	0.834 MAX.
B	1.0 MAX.	0.040 MAX.
C	0.8 (T.P.)	0.031 (T.P.)
D	$0.32^{+0.08}_{-0.07}$	0.013 ± 0.003
E	0.1 ± 0.05	0.004 ± 0.002
F	1.2 MAX.	0.048 MAX.
G	0.97	0.038
H	11.76 ± 0.2	0.463 ± 0.008
I	10.16 ± 0.1	0.400 ± 0.004
J	0.8 ± 0.2	$0.031^{+0.009}_{-0.008}$
K	$0.145^{+0.025}_{-0.015}$	0.006 ± 0.001
L	0.5 ± 0.1	$0.020^{+0.004}_{-0.005}$
M	0.13	0.005
N	0.10	0.004
P	$3^{\circ} + 7^{\circ}_{-3^{\circ}}$	$3^{\circ} + 7^{\circ}_{-3^{\circ}}$

S50G5-80-7JF4

42 PIN PLASTIC SOJ (400 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P42LE-400A

ITEM	MILLIMETERS	INCHES
B	27.56 ^{+0.2} _{-0.35}	1.085 ^{+0.008} _{-0.014}
C	10.16	0.400
D	11.18±0.2	0.440±0.008
E	1.08±0.15	0.043 ^{+0.006} _{-0.007}
F	0.74	0.029
G	3.5±0.2	0.138±0.008
H	2.545±0.2	0.100±0.008
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40±0.10	0.016 ^{+0.004} _{-0.005}
N	0.12	0.005
P	9.4±0.20	0.370±0.008
Q	0.10	0.004
T	R 0.85	R 0.033
U	0.20 ^{+0.10} _{-0.05}	0.008 ^{+0.004} _{-0.002}

Recommended Soldering Conditions

The following conditions must be met for soldering conditions of the μPD42S16165L, 4216165L.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

Types of Surface Mount Device

μPD42S16165LG5, 4216165LG5: 50-pin plastic TSOP (II) (400 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process).	IR35-107-2
VPS	Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process).	VP15-107-2
Partial heating method	Terminal temperature: 300 °C or lower, Time: 3 seconds or lower (Per side of the package).	

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

μPD42S16165LLE, 4216165LLE: 42-pin plastic SOJ (400 mil)

Please consult with our sales offices for soldering conditions of the μPD42S16165LLE, 4216165LLE.