



## Features

- 72-Pin Small Outline Dual-In-Line Memory Module
  - Performance:

		-60
$t_{RAC}$	RAS Access Time	60ns
$t_{CAC}$	CAS Access Time	15ns
$t_{AA}$	Access Time From Address	30ns
$t_{RC}$	Cycle Time	104ns
$t_{HPC}$	EDO Mode Cycle Time	25ns

- High Performance CMOS process
  - Single  $3.3 \pm 0.3\text{V}$  Power Supply
  - Low active current consumption
  - All inputs & outputs are LVTTL(3.3V) compatible
  - Extended Data Out (EDO) access cycle
  - Refresh Modes: RAS-Only, CBR, Hidden and Self Refresh
  - 1024 refresh cycles distributed across 128ms
  - 10/10 Addressing (Row/Column)
  - Optimized for use in byte-write non-parity applications.
  - Au contacts

## Description

The IBM11S2325LP is an 8MB industry standard 72-pin 4-byte small outline dual in-line memory module (SO DIMM). The module is organized as a 2Mx32 dual bank high speed memory array that is intended for use in 16, 32 and 64 bit applications. It is manufactured with four 1Mx16 TSOP devices, each in a 400mil package.

The IBM11S1325LP is a 4MB half populated version, manufactured with two 1Mx16 TSOP devices and is organized as a single bank 1Mx32 high speed memory array.


The use of EDO DRAMs allows for a reduction in

cycle time from 40ns (Fast Page) to 25ns (EDO, 60ns sort). The use of TSOP packages allows for tight DIMM spacing (.3" on center). Input loading is consistent with 4Mb device-based assemblies due to the addition of discrete capacitors maximizing compatibility at the system level.

These assemblies are intended for use in space constrained and or low power applications.

The IBM 72-Pin SO DIMMs provide a high performance, flexible 4-byte interface in a 2.35" long footprint.

## Card Outline





IBM11S2325LP IBM11S1325LP  
1M/2M x 32 SO DIMM Module

## Pin Description

RAS0, $\overline{\text{RAS}}_2$	Row Address Strobe (4MB)
$\overline{\text{RAS}}_0 - \overline{\text{RAS}}_3$	Row Address Strobe (8MB)
$\overline{\text{CAS}}_0 - \overline{\text{CAS}}_3$	Column Address Strobe
$\overline{WE}$	Read/write Input
A0 - A9	Address Inputs
DQ0-7, 9-16, 18-25, 27-34	Data Input/output
V <sub>CC</sub>	Power (+3.3V)
V <sub>SS</sub>	Ground
NC	No Connect
PD1 - PD7	Presence Detects

## Pinout

Pin#	Name	Pin#	Name	Pin#	Name	Pin#	Name	Pin#	Name	Pin#	Name	Pin#	Name
1	V <sub>SS</sub>	13	A1	25	DQ13	37	DQ18	49	DQ20	61	V <sub>CC</sub>		
2	DQ0	14	A2	26	DQ14	38	DQ19	50	DQ21	62	DQ32		
3	DQ1	15	A3	27	DQ15	39	V <sub>SS</sub>	51	DQ22	63	DQ33		
4	DQ2	16	A4	28	A7	40	$\overline{\text{CAS}}_0$	52	DQ23	64	DQ34		
5	DQ3	17	A5	29	NC	41	$\overline{\text{CAS}}_2$	53	DQ24	65	NC		
6	DQ4	18	A6	30	V <sub>CC</sub>	42	$\overline{\text{CAS}}_3$	54	DQ25	66	PD2		
7	DQ5	19	NC	31	A8	43	$\overline{\text{CAS}}_1$	55	NC	67	PD3		
8	DQ6	20	NC	32	A9	44	$\overline{\text{RAS}}_0$	56	DQ27	68	PD4		
9	DQ7	21	DQ9	33	$\overline{\text{RAS}}_3^*$	45	$\overline{\text{RAS}}_1^*$	57	DQ28	69	PD5		
10	V <sub>CC</sub>	22	DQ10	34	$\overline{\text{RAS}}_2$	46	NC	58	DQ29	70	PD6		
11	PD1	23	DQ11	35	DQ16	47	$\overline{WE}$	59	DQ31	71	PD7		
12	A0	24	DQ12	36	NC	48	NC	60	DQ30	72	V <sub>SS</sub>		



1. \*  $\overline{\text{RAS}}_1$  and  $\overline{\text{RAS}}_3$  are "NC" on 4MB SO DIMM.

## Ordering Information

Part Number	Organization	Speed	Dimensions	Power	Notes
IBM11S1325LP-60T	1M x 32	60ns	2.35" x 1" x .0965"	3.3V	
IBM11S2325LP-60T	2M x 32	60ns	2.35" x 1" x .1496"	3.3V	



## Block Diagram





IBM11S2325LP IBM11S1325LP  
1M/2M x 32 SO DIMM Module

## Truth Table

Function	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$	Row Address	Column Address	All DQ bits
Standby	H	X	X	X	X	High Impedance
Read	L	L	H	Row	Col	Valid Data Out
Early-Write	L	L	L	Row	Col	Valid Data In
EDO Mode - Read: 1st Cycle	L	$\text{H} \rightarrow \text{L}$	H	Row	Col	Valid Data Out
Subsequent Cycles	L	$\text{H} \rightarrow \text{L}$	H	N/A	Col	Valid Data Out
EDO Mode - Write: 1st Cycle	L	$\text{H} \rightarrow \text{L}$	L	Row	Col	Valid Data In
Subsequent Cycles	L	$\text{H} \rightarrow \text{L}$	L	N/A	Col	Valid Data In
RAS-Only Refresh	L	H	X	Row	N/A	High Impedance
CAS-Before-RAS Refresh	$\text{H} \rightarrow \text{L}$	L	H	X	X	High Impedance
Hidden Refresh	Read	$\text{L} \rightarrow \text{H} \rightarrow \text{L}$	L	H	Row	Col
	Write	$\text{L} \rightarrow \text{H} \rightarrow \text{L}$	L	$\text{L} \rightarrow \text{H}$	Row	Col
Self Refresh	$\text{H} \rightarrow \text{L}$	L	H	X	X	High Impedance

## Presence Detect

Pin	1M x 32		2M x 32
	-60	-60	-60
PD1	NC		NC
PD2	$V_{SS}$		$V_{SS}$
PD3	$V_{SS}$		$V_{SS}$
PD4	NC		$V_{SS}$
PD5	NC		NC
PD6	NC		NC
PD7	$V_{SS}$		$V_{SS}$

1. NC= OPEN,  $V_{SS}$  = GND

**Absolute Maximum Ratings**

Symbol	Parameter	Rating		Units	Notes
		3.3 Volt			
$V_{CC}$	Power Supply Voltage	-0.5 to + 4.6		V	1
$V_{IN}$	Input Voltage	-0.5 to min ( $V_{CC} + 0.5$ , 4.6)		V	1
$V_{OUT}$	Output Voltage	-0.5 to min ( $V_{CC} + 0.5$ , 4.6)		V	1
$T_{OPR}$	Operating Temperature	0 to +70		°C	1
$T_{STG}$	Storage Temperature	-55 to +150C		°C	1
$P_D$	Power Dissipation	1Mx32	0.8		W 1
		2Mx32	1.5		W 1, 2
$I_{OUT}$	Short Circuit Output Current	50		mA	1

1. Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and device functional operation at or above the conditions indicated is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Maximum power occurs when all banks are active (refresh cycle).

**Recommended DC Operating Conditions** ( $T_A = 0$  to  $70^\circ\text{C}$ )

Symbol	Parameter	3.3 Volt			Units	Notes
		Min	Typ	Max		
$V_{CC}$	Supply Voltage	3.0	3.3	3.6	V	1
$V_{IH}$	Input High Voltage	2.0	—	$V_{CC} + 0.5$	V	1, 2
$V_{IL}$	Input Low Voltage	-0.5	—	0.8	V	1, 2

1. All voltages referenced to  $V_{SS}$ .
2.  $V_{IH}$  may overshoot to  $V_{CC} + 1.2\text{V}$  for pulse widths of  $\leq 4.0\text{ns}$  with 3.3 Volt. Additionally,  $V_{IL}$  may undershoot to  $-2.0\text{V}$  for pulse widths  $\leq 4.0\text{ns}$ . Pulse widths measured at 50% points with amplitude measured peak to DC reference.

**Capacitance** ( $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 3.3 \pm 0.3\text{V}$ )

Symbol	Parameter	1M x 32 Max	2M x 32 Max	Units
$C_{I1}$	Input Capacitance (A0-A9)	35	45	pF
$C_{I2}$	Input Capacitance (4MB: $\overline{\text{RAS}}_0$ , 8MB: $\overline{\text{RAS}}_0$ , 1)	16	16	pF
$C_{I2}$	Input Capacitance (4MB: $\overline{\text{RAS}}_2$ , 8MB: $\overline{\text{RAS}}_2$ , 3)	16	16	pF
$C_{I4}$	Input Capacitance ( $\overline{\text{CAS}}$ )	15	22	pF
$C_{I5}$	Input Capacitance ( $\overline{\text{WE}}$ )	36	50	pF
$C_{IO}$	Input - Output Capacitance (DQ0-DQ34)	16	23	pF



IBM11S2325LP IBM11S1325LP  
1M/2M x 32 SO DIMM Module

### DC Electrical Characteristics ( $T_A = 0$ to $+70^\circ\text{C}$ , $V_{CC} = 3.3 \pm 0.3\text{V}$ )

Symbol	Parameter	1Mx32		2Mx32		Units	Notes
		Min	Max	Min	Max		
$I_{CC1}$	Operating Current Average Power Supply Operating Current (RAS, CAS, Address Cycling: $t_{RC} = t_{RC}$ min)	—	210	—	210	mA	1, 2, 3
$I_{CC2}$	Standby Current (TTL) Power Supply Standby Current (RAS = CAS $\geq V_{IH}$ )	—	2	—	4	mA	
$I_{CC3}$	RAS Only Refresh Current Average Power Supply Current, RAS Only Mode (RAS Cycling, CAS $\geq V_{IH}$ : $t_{RC} = t_{PC}$ min)	—	210	—	210	mA	1, 3, 4
$I_{CC4}$	EDO Mode Current Average Power Supply Current, Fast Page Mode (RAS = $V_{IL}$ , CAS, Address Cycling: $t_{PC} = t_{RC}$ min)	—	80	—	80	mA	1, 2, 3
$I_{CC5}$	Standby Current (CMOS) Power Supply Standby Current (RAS = CAS = $V_{CC} - 0.2\text{V}$ )	—	.2	—	.4	mA	
$I_{CC6}$	CAS Before RAS Refresh Current Average Power Supply Current, CAS Before RAS Mode (RAS, CAS, Cycling: $t_{RC} = t_{RC}$ min)	—	210	—	210	mA	1, 3, 4
$I_{CC7}$	Self Refresh Current Average Power Supply Current during Self Refresh (CBR Cycle with RAS $\geq t_{RASS}$ (min))	—	400	—	400	$\mu\text{A}$	4
$I_{I(L)}$	Input Leakage Current Input Leakage Current, any input ( $0.0 \leq V_{IN} \leq (V_{CC} < 6.0\text{V})$ ) All Other Pins Not Under Test = 0V	RAS	-5	+5	-5	+5	$\mu\text{A}$
		CAS	-5	+5	-10	+10	
		Add & WE	-10	+10	-20	+20	
$I_{O(L)}$	Output Leakage Current (DOUT is disabled, $0.0 \leq V_{OUT} \leq V_{CC}$ )	-5	+5	-10	+10	$\mu\text{A}$	
$V_{OH}$	Output High Level Output "H" Level Voltage ( $I_{OUT} = -2\text{mA}$ @ 2.4V)	2.4	—	2.4	—	V	
$V_{OL}$	Output Low Level Output "L" Level Voltage ( $I_{OUT} = +2\text{mA}$ @ 0.4V)	—	0.4	—	0.4	V	

1.  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$  and  $I_{CC6}$  depend on cycle rate.
2.  $I_{CC1}$ ,  $I_{CC4}$  depend on output loading. Specified values are obtained with the output open.
3. Address can be changed once or less while RAS =  $V_{IL}$ . In the case of  $I_{CC4}$ , it can be changed once or less when CAS =  $V_{IH}$ .
4. Refresh current is specified for one bank

**AC Characteristics**(T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 3.3V ± 0.3V)

1. An initial pause of 200μs is required after power-up followed by 8  $\overline{\text{RAS}}$  only refresh cycles before proper device operation is achieved. In case of using the internal refresh counter, a minimum of 8  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles instead of 8  $\overline{\text{RAS}}$  only refresh cycles is required.
2. AC measurements assume t<sub>T</sub>=2ns.
3. V<sub>IH</sub>(min.) and V<sub>IL</sub>(max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
4. When both  $\overline{\text{CAS}}_0$  &  $\overline{\text{CAS}}_1$  or  $\overline{\text{CAS}}_2$  &  $\overline{\text{CAS}}_3$  go low at the same time, all 16 bits of data are read/written into the device.  $\overline{\text{CAS}}_0$  &  $\overline{\text{CAS}}_1$  or  $\overline{\text{CAS}}_2$  &  $\overline{\text{CAS}}_3$  ( $\overline{\text{CAS}}$ 's to the same DRAM) cannot be staggered within the same read/write cycle.

**Read, Write, and Refresh Cycles (Common Parameters)**

Symbol	Parameter	-60		Units	Notes
		Min	Max		
t <sub>RC</sub>	Random Read or Write Cycle Time	104	—	ns	
t <sub>RP</sub>	RAS Precharge Time	40	—	ns	
t <sub>CP</sub>	CAS Precharge Time	10	—	ns	
t <sub>RAS</sub>	RAS Pulse Width	60	10K	ns	
t <sub>CAS</sub>	$\overline{\text{CAS}}$ Pulse Width	10	10K	ns	
t <sub>ASR</sub>	Row Address Setup Time	0	—	ns	
t <sub>RAH</sub>	Row Address Hold Time	10	—	ns	
t <sub>ASC</sub>	Column Address Setup Time	0	—	ns	
t <sub>CAH</sub>	Column Address Hold Time	10	—	ns	
t <sub>RCD</sub>	RAS to CAS Delay Time	14	45	ns	1
t <sub>RAD</sub>	RAS to Column Address Delay Time	12	30	ns	2
t <sub>RSH</sub>	RAS Hold Time	10	—	ns	
t <sub>CSH</sub>	CAS Hold Time	45	—	ns	
t <sub>CRP</sub>	CAS to RAS Precharge Time	5	—	ns	
t <sub>DZC</sub>	CAS Delay Time from D <sub>IN</sub>	0	—	ns	
t <sub>T</sub>	Transition Time (Rise and Fall)	2	30	ns	

1. Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only: if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled by t<sub>CAC</sub>.  
 2. Operation within the t<sub>RAD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RAD</sub> (max) is specified as a reference point only: If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled by t<sub>AA</sub>.



IBM11S2325LP IBM11S1325LP  
1M/2M x 32 SO DIMM Module

## Write Cycle

Symbol	Parameter	-60		Units	Notes
		Min	Max		
t <sub>WCS</sub>	Write Command Set Up Time	0	—	ns	1
t <sub>WCH</sub>	Write Command Hold Time	10	—	ns	
t <sub>WP</sub>	Write Command Pulse Width	10	—	ns	
t <sub>RWL</sub>	Write Command to RAS Lead Time	10	—	ns	
t <sub>CWL</sub>	Write Command to CAS Lead Time	10	—	ns	
t <sub>Ds</sub>	D <sub>IN</sub> Setup Time	0	—	ns	
t <sub>DH</sub>	D <sub>IN</sub> Hold Time	10	—	ns	

1. t<sub>WCS</sub> is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If neither of the above condition is not satisfied, the condition of the data out (at access time) is indeterminate.

## Read Cycle

Symbol	Parameter	-60		Units	Notes
		Min	Max		
t <sub>RAC</sub>	Access Time from RAS	—	60	ns	1, 2, 3
t <sub>CAC</sub>	Access Time from CAS	—	15	ns	1, 3
t <sub>AA</sub>	Access Time from Address	—	30	ns	2, 3
t <sub>RCS</sub>	Read Command Setup Time	0	—	ns	
t <sub>RCH</sub>	Read Command Hold Time to CAS	0	—	ns	4
t <sub>RRH</sub>	Read Command Hold Time to RAS	0	—	ns	4
t <sub>RAL</sub>	Column Address to RAS Lead Time	30	—	ns	
t <sub>CCLZ</sub>	CAS to Output in Low-Z	0	—	ns	3
t <sub>CDD</sub>	CAS to D <sub>IN</sub> Delay Time	15	—	ns	
t <sub>OFF</sub>	Output Buffer Turn-off Delay	—	15	ns	5, 6

1. Operation within the t<sub>RCD(max.)</sub> limit ensures that t<sub>RAC(max.)</sub> can be met. t<sub>RCD(max.)</sub> is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD(max.)</sub> limit, then access time is controlled by t<sub>CAC</sub>.  
 2. Operation within the t<sub>RAD(max.)</sub> limit ensures that t<sub>RAC(max.)</sub> can be met. t<sub>RAD(max.)</sub> is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD(max.)</sub> limit, then access time is controlled by t<sub>AA</sub>.  
 3. Measured with the specified current load and 100pF at V<sub>OL</sub> = 0.8V and V<sub>OH</sub> = 2.0V.  
 4. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.  
 5. t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.  
 6. t<sub>OFF</sub> is referenced from the rising edge of RAS or CAS, whichever is last.



## Extended Data Out Cycle

Symbol	Parameter	-60		Units	Notes
		Min.	Max.		
$t_{HCAS}$	CAS Pulse Width (EDO Mode)	10	10K	ns	
$t_{HPC}$	EDO Mode Cycle Time (Read/Write)	25	—	ns	
$t_{DOH}$	Data-out Hold Time from $\overline{CAS}$	5	—	ns	
$t_{WHZ}$	Output buffer Turn-Off Delay from $\overline{WE}$	0	10	ns	
$t_{WPZ}$	$\overline{WE}$ Pulse Width to Output Disable at $\overline{CAS}$ High	10	—	ns	
$t_{CPRH}$	$\overline{RAS}$ Hold Time from $\overline{CAS}$ Precharge	35	—	ns	
$t_{CPA}$	Access Time from $\overline{CAS}$ Precharge	—	35	ns	1
$t_{RASP}$	EDO Mode RAS Pulse Width	60	125K	ns	

1. Measured with the specified current load and 100pF at  $V_{OL} = 0.8V$  and  $V_{OH} = 2.0V$ .

## Refresh Cycle

Symbol	Parameter	-60		Units	Notes
		Min	Max		
$t_{CHR}$	CAS Hold Time (CAS before RAS Refresh Cycle)	10	—	ns	
$t_{CSR}$	CAS Setup Time (CAS before RAS Refresh Cycle)	5	—	ns	
$t_{WRP}$	WE Setup Time (CAS before RAS Refresh Cycle)	10	—	ns	
$t_{WRH}$	WE Hold Time (CAS before RAS Refresh Cycle)	10	—	ns	
$t_{RPC}$	RAS Precharge to CAS Hold Time	5	—	ns	
$t_{REF}$	Refresh Period	—	128	ms	1

1. 1024 refreshes are required every 128ms.

## Self Refresh Cycle


Symbol	Parameter	-60		Units	Notes
		Min.	Max.		
$t_{RASS}$	RAS Pulse Width During Self Refresh Cycle	100	—	μs	1
$t_{RPS}$	RAS Precharge Time During Self Refresh Cycle	104	—	ns	1
$t_{CHS}$	CAS Hold Time During Self Refresh Cycle	-50	—	ns	1, 2
$t_{CHD}$	CAS Hold Time From RAS Falling During Self Refresh Cycle	350	—	μs	1, 2

1. When using Self Refresh mode, the following refresh operations must be performed to ensure proper DRAM operation: If row addresses are being refreshed in a EVENLY DISTRIBUTED manner over the refresh interval using CBR refresh cycles, then only one CBR cycle must be performed immediately after exit from Self Refresh. If row addresses are being refreshed in any other manner (ROR - Distributed/Burst; or CBR-Burst) over the refresh interval, then a full set of row refreshes must be performed immediately before entry to and immediately after exit from Self Refresh.
2. If  $t_{RASS} > t_{CHD}$  (min) then  $t_{CHD}$  applies. If  $t_{RASS} \leq t_{CHD}$  (min) then  $t_{CHS}$  applies.



IBM11S2325LP IBM11S1325LP  
1M/2M x 32 SO DIMM Module

## Read




: "H" or "L"

**NOTE 1:** Implementing  $\overline{WE}$  at  $\overline{RAS}$  time During a Read or Write Cycle is optional.  
Doing so will facilitate compatibility with future EDO DRAMs.




## Write Cycle (Early Write)



: "H" or "L"


**NOTE 1:** Implementing WE at RAS time During a Read or Write Cycle is optional.  
Doing so will facilitate compatibility with future EDO DRAMs.

## Extended Data Out Mode Read Cycle




: “H” or “L”

**NOTE 1:** Implementing WE at RAS time During a Read or Write Cycle is optional.  
Doing so will facilitate compatibility with future EDO DRAMs.

Extended Data Out Mode Read Cycle ( $\overline{WE}$  Control)


: "H" or "L"

**NOTE 1:** Implementing  $\overline{WE}$  at  $\overline{RAS}$  time During a Read or Write Cycle is optional.  
Doing so will facilitate compatibility with future EDO DRAMs.



IBM11S2325LP IBM11S1325LP  
1M/2M x 32 SO DIMM Module

## Extended Data Out Mode Write Cycle





: "H" or "L"

**NOTE 1:** Implementing  $\overline{WE}$  at  $\overline{RAS}$  time During a Read or Write Cycle is optional.  
Doing so will facilitate compatibility with future EDO DRAMs.




## Hidden Refresh Cycle (Read)






IBM11S2325LP IBM11S1325LP  
1M/2M x 32 SO DIMM Module

## Hidden Refresh Cycle (Write)



**Self Refresh Cycle (Sleep Mode)**

: "H" or "L"



**NOTES:**

1. Address is "H" or "L"
2. Once  $t_{RASS}$  (min) is provided and  $\overline{RAS}$  remains low, the DRAM will be in Self Refresh, commonly known as "Sleep Mode."
3. If  $t_{RASS} > t_{CHD}$  (min) then  $t_{CHD}$  applies.  
If  $t_{RASS} \leq t_{CHD}$  (min) then  $t_{CHS}$  applies.




IBM11S2325LP IBM11S1325LP  
1M/2M x 32 SO DIMM Module

## RAS Only Refresh Cycle



: "H" or "L"

Note:  $\overline{WE}$ , D<sub>IN</sub> are "H" or "L"



**CAS Before RAS Refresh Cycle**

NOTE: Address is "H" or "L"



IBM11S2325LP IBM11S1325LP  
1M/2M x 32 SO DIMM Module

## Layout Drawing



**Note:** All dimensions are typical unless otherwise stated.

Millimeters  
Inches



IBM11S1325LP IBM11S2325LP  
**1M/2M x 32 SO DIMM Module**

## Revision Log

Rev	Contents of Modification
4/96	Initial release of combined spec for 1M x 32, 2M x 32. Includes -6R speed sort offering. (originally released as spec #'s 50H4742 and 50H4743)
6/97	Removal of 5.0V, -6Rns, and 70ns parts from this specification WE for Hidden Refresh Write Cycle in the Truth Table was changed Updated currents/power based on DRAM Die Revision

**Discontinued (9/98 - last order; 3/99 last ship)**



© International Business Machines Corp.1998

Printed in the United States of America  
All rights reserved

IBM and the IBM logo are registered trademarks of the IBM Corporation.

This document may contain preliminary information and is subject to change by IBM without notice. IBM assumes no responsibility or liability for any use of the information contained herein. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. The products described in this document are not intended for use in implantation or other direct life support applications where malfunction may result in direct physical harm or injury to persons.  
**NO WARRANTIES OF ANY KIND, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, ARE OFFERED IN THIS DOCUMENT.**

For more information contact your IBM Microelectronics sales representative or  
visit us on World Wide Web at <http://www.chips.ibm.com>

IBM Microelectronics manufacturing is ISO 9000 compliant.