

MOS INTEGRATED CIRCUIT

μ PD42S16400L, 4216400L, 42S17400L, 4217400L

3.3 V OPERATION 16 M-BIT DYNAMIC RAM 4 M-WORD BY 4-BIT, FAST PAGE MODE

a

DESCRIPTION

The μ PD42S16400L, 4216400L, 42S17400L, 4217400L are 4 194 304 words by 4 bits dynamic CMOS RAMs.

These differ in refresh cycle and the μ PD42S16400L, 42S17400L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (see the table below).

These are packaged in 26-pin plastic TSOP (II) (300 mil) and 26-pin plastic SOJ (300 mil).

FEATURES

- 4 194 304 words by 4 bits organization
- Single +3.3 V \pm 0.3 V power supply
- Fast page mode
- The μ PD42S16400L, μ PD42S17400L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
μ PD42S16400L	4 096 cycles/128 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	0.54 mW (CMOS level input)
μ PD42S17400L	2 048 cycles/128 ms		
μ PD4216400L	4 096 cycles/64 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	1.8 mW (CMOS level input)
μ PD4217400L	2 048 cycles/32 ms		

★
★

- Fast access and cycle time

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	Fast page mode cycle time (MIN.)
μ PD42S16400L-A60, 4216400L-A60	288 mW	60 ns	110 ns	40 ns
μ PD42S17400L-A60, 4217400L-A60	360 mW			
μ PD42S16400L-A70, 4216400L-A70	252 mW	70 ns	130 ns	45 ns
μ PD42S17400L-A70, 4217400L-A70	324 mW			
μ PD42S16400L-A80, 4216400L-A80	216 mW	80 ns	150 ns	50 ns
μ PD42S17400L-A80, 4217400L-A80	288 mW			

The information in this document is subject to change without notice.

ORDERING INFORMATION

Part number	Access time (MAX.)	Package	Refresh
μPD42S16400LG3-A60	60 ns	26-pin plastic TSOP (II) (300 mil) Normal pinout	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh
μPD42S17400LG3-A60			
μPD42S16400LG3-A70	70 ns		
μPD42S17400LG3-A70			
μPD42S16400LG3-A80	80 ns		
μPD42S17400LG3-A80			
μPD42S16400LG3M-A60	60 ns	26-pin plastic TSOP (II) (300 mil) Reverse pinout	
μPD42S17400LG3M-A60			
μPD42S16400LG3M-A70	70 ns		
μPD42S17400LG3M-A70			
μPD42S16400LG3M-A80	80 ns		
μPD42S17400LG3M-A80			
μPD42S16400LLA-A60	60 ns	26-pin plastic SOJ (300 mil)	
μPD42S17400LLA-A60			
μPD42S16400LLA-A70	70 ns		
μPD42S17400LLA-A70			
μPD42S16400LLA-A80	80 ns		
μPD42S17400LLA-A80			
μPD4216400LG3-A60	60 ns	26-pin plastic TSOP (III) (300 mil) Normal pinout	
μPD4217400LG3-A60			
μPD4216400LG3-A70	70 ns		
μPD4217400LG3-A70			
μPD4216400LG3-A80	80 ns		
μPD4217400LG3-A80			
μPD4216400LG3M-A60	60 ns	26-pin plastic TSOP (III) (300 mil) Reverse pinout	
μPD4217400LG3M-A60			
μPD4216400LG3M-A70	70 ns		
μPD4217400LG3M-A70			
μPD4216400LG3M-A80	80 ns		
μPD4217400LG3M-A80			
μPD4216400LLA-A60	60 ns	26-pin plastic SOJ (300 mil)	
μPD4217400LLA-A60			
μPD4216400LLA-A70	70 ns		
μPD4217400LLA-A70			
μPD4216400LLA-A80	80 ns		
μPD4217400LLA-A80			


QUALITY GRADE

STANDARD


Please refer to "Quality grade on NEC Semiconductor Devices" (Document number 1E1-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

PIN CONFIGURATIONS (Marking Side)

26-pin Plastic TSOP (II) (300 mil)




Reverse bent



Note A11 ...μPD42S16400L, 4216400L
 NC ...μPD42S17400L, 4217400L

- A0 to A11 : Address Inputs
- I/O1 to I/O4 : Data Inputs/Outputs
- $\overline{\text{RAS}}$: Row Address Strobe
- $\overline{\text{CAS}}$: Column Address Strobe
- $\overline{\text{WE}}$: Write Enable
- $\overline{\text{OE}}$: Output Enable
- Vcc : Supply Voltage
- GND : Ground
- NC : No Connection


26-pin Plastic SOJ (300 mil)



Note A11 ...μPD42S16400L, 4216400L
 NC ...μPD42S17400L, 4217400L

- A0 to A11 : Address Inputs
- I/O1 to I/O4 : Data Inputs/Outputs
- RAS : Row Address Strobe
- CAS : Column Address Strobe
- WE : Write Enable
- OE : Output Enable
- Vcc : Supply Voltage
- GND : Ground
- NC : No Connection

BLOCK DIAGRAM



Notes 1.

Part number	Row address	Column address
μPD42S16400L, 4216400L	A0 to A11	A0 to A9
μPD42S17400L, 4217400L	A0 to A10	A0 to A10

2. μPD42S16400L, 4216400L...4 096 × 1 024 × 4 μPD42S17400L, 4217400L...2 048 × 2 048 × 4

INPUT/OUTPUT PIN FUNCTIONS

The μPD42S16400L, 4216400L, 42S17400L, 4217400L have input pins $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$, A0 to A11/A10^{Note1} and input/output pins I/O1 to I/O4.

Pin name	Input/Output	Function
$\overline{\text{RAS}}$ (Row address strobe)	Input	$\overline{\text{RAS}}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh.
$\overline{\text{CAS}}$ (Column address strobe)		$\overline{\text{CAS}}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A11/A10 ^{Note1} (Address input)		Address bus. Input total 22-bit of address signal, upper 12/11 ^{Note2} -bit and lower 10/11 ^{Note3} -bit in sequence (address multiplex method). Therefore, one word is selected from 4 194 304-word by 4-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{\text{RAS}}$. Then, switch the address bus to column address and activate $\overline{\text{CAS}}$. Each address is taken into the device when $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.
$\overline{\text{WE}}$ (Write enable)		Write control signal. Write operation is executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$.
$\overline{\text{OE}}$ (Output enable)		Read control signal. Read operation can be executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{OE}}$. If $\overline{\text{WE}}$ is activated during read operation, $\overline{\text{OE}}$ is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O4 (Data input/output)	Input/Output	4-bit data bus. I/O1 to I/O4 are used to input/output data.

- Notes** 1. A11...μPD42S16400L, 4216400L A10...μPD42S17400L, 4217400L
 2. 12...μPD42S16400L, 4216400L 11...μPD42S17400L, 4217400L
 3. 10...μPD42S16400L, 4216400L 11...μPD42S17400L, 4217400L

ELECTRICAL SPECIFICATIONS Notes1, 2

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	V_T		-0.5 to +4.6	V
Supply voltage	V_{CC}		-0.5 to +4.6	V
Output current	I_O		20	mA
Power dissipation	P_D		1	W
Operating temperature	T_{opt}		0 to +70	°C
Storage temperature	T_{stg}		-55 to +125	°C

Remark Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V_{CC}		3.0	3.3	3.6	V
High level input voltage	V_{IH}		2.0		$V_{CC} + 0.3$	V
Low level input voltage	V_{IL}		-0.3		+0.8	V
Ambient temperature	T_a		0		70	°C

CAPACITANCE ($T_a = +25\text{ °C}$, $f = 1\text{ MHz}$)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C_{I1}	A0 to A11			5	pF
	C_{I2}	\overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE}			7	pF
Data Input/Output capacitance	$C_{I/O}$	I/O1 to I/O4			7	pF

DC CHARACTERISTICS (Recommended Operating Conditions unless otherwise noted)

[μPD42S16400L, 4216400L]

Parameter		Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current		I _{CC1}	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling	t _{RAC} = 60 ns	80	mA	3,4,7
			t _{RC} = t _{RC(MIN.)}	t _{RAC} = 70 ns	70		
			I _O = 0 mA	t _{RAC} = 80 ns	60		
★ Standby current	μPD42S16400L	I _{CC2}	$V_{IH(MIN.)} \leq \overline{\text{RAS}}, \overline{\text{CAS}}$	I _O = 0 mA	0.5	mA	
			$V_{CC}-0.2V \leq \overline{\text{RAS}}, \overline{\text{CAS}}$	I _O = 0 mA	0.15		
	μPD4216400L		$V_{IH(MIN.)} \leq \overline{\text{RAS}}, \overline{\text{CAS}}$	I _O = 0 mA	2		
			$V_{CC}-0.2V \leq \overline{\text{RAS}}, \overline{\text{CAS}}$	I _O = 0 mA	0.5		
RAS only refresh current		I _{CC3}	$\overline{\text{RAS}}$ Cycling	t _{RAC} = 60 ns	80	mA	3,4,5,7
			$V_{IH(MIN.)} \leq \overline{\text{CAS}}$	t _{RAC} = 70 ns	70		
			t _{RC} = t _{RC(MIN.)}	t _{RAC} = 80 ns	60		
Operating current (Fast page mode)		I _{CC4}	$\overline{\text{CAS}}$ Cycling	t _{RAC} = 60 ns	70	mA	3,4,6
			$\overline{\text{RAS}} \leq V_{IL(MAX.)}$	t _{RAC} = 70 ns	60		
			t _{PC} = t _{PC(MIN.)}	t _{RAC} = 80 ns	50		
CAS before RAS refresh current		I _{CC5}	$\overline{\text{RAS}}$ Cycling,	t _{RAC} = 60 ns	80	mA	3,4
			t _{RC} = t _{RC(MIN.)}	t _{RAC} = 70 ns	70		
			I _O = 0 mA	t _{RAC} = 80 ns	60		
★ CAS before RAS long refresh current (4 096 cycles/128 ms, only for μPD42S16400L)		I _{CC6}	Standby : $V_{CC}-0.2V \leq \overline{\text{RAS}}$ CAS before RAS Refresh : 4 096 cycles/128 ms $\overline{\text{RAS}}, \overline{\text{CAS}} : 0V \leq V_{IL} \leq 0.2V$ $V_{CC}-0.2V \leq V_{IH} \leq V_{IH(MAX.)}$ $\overline{\text{WE}}, \overline{\text{OE}} : V_{IH}$ Address input : Don't care Output : Open	t _{RAS} ≤ 1 μs	220	μA	3,4
★ Self refresh current (CAS before RAS self refresh, only for μPD42S16400L)		I _{CC7}	I _O = 0 mA $\overline{\text{RAS}}, \overline{\text{CAS}} : 0V \leq V_{IL} \leq 0.2V$ $V_{CC}-0.2V \leq V_{IH} \leq V_{IH(MAX.)}$		150	μA	
Input leakage current		I _{I(L)}	V _I = 0 to 3.6 V all other pins not under test = 0 V	-5	+5	μA	
Output leakage current		I _{O(L)}	Outputs are disabled (Hi-Z) V _O = 0 to 3.6 V	-5	+5	μA	
High level output voltage		V _{OH}	I _O = -2.0 mA	2.4		V	
Low level output voltage		V _{OL}	I _O = +2.0 mA		0.4	V	

[μPD42S17400L, 4217400L]

Parameter		Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current		I _{CC1}	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling	t _{RAC} = 60 ns	100	mA	3,4,7
			t _{RC} = t _{RC(MIN.)}	t _{RAC} = 70 ns	90		
			I _O = 0 mA	t _{RAC} = 80 ns	80		
Standby current	μPD42S17400L	I _{CC2}	$V_{IH(MIN.)} \leq \overline{\text{RAS}}, \overline{\text{CAS}}$	I _O = 0 mA	0.5	mA	★
			$V_{CC-0.2V} \leq \overline{\text{RAS}}, \overline{\text{CAS}}$	I _O = 0 mA	0.15		
	μPD4217400L		$V_{IH(MIN.)} \leq \overline{\text{RAS}}, \overline{\text{CAS}}$	I _O = 0 mA	2		
			$V_{CC-0.2V} \leq \overline{\text{RAS}}, \overline{\text{CAS}}$	I _O = 0 mA	0.5		
$\overline{\text{RAS}}$ only refresh current		I _{CC3}	$\overline{\text{RAS}}$ Cycling	t _{RAC} = 60 ns	100	mA	3,4,5,7
			$V_{IH(MIN.)} \leq \overline{\text{CAS}}$	t _{RAC} = 70 ns	90		
			t _{RC} = t _{RC(MIN.)}	t _{RAC} = 80 ns	80		
Operating current (Fast page mode)		I _{CC4}	$\overline{\text{CAS}}$ Cycling	t _{RAC} = 60 ns	70	mA	3,4,6
			$\overline{\text{RAS}} \leq V_{IL(MAX.)}$	t _{RAC} = 70 ns	60		
			t _{PC} = t _{PC(MIN.)}	t _{RAC} = 80 ns	50		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current		I _{CC5}	$\overline{\text{RAS}}$ Cycling,	t _{RAC} = 60 ns	100	mA	3,4
			t _{RC} = t _{RC(MIN.)}	t _{RAC} = 70 ns	90		
			I _O = 0 mA	t _{RAC} = 80 ns	80		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh current (2 048 cycles/128 ms, only for μPD42S17400L)		I _{CC6}	Standby: $V_{CC-0.2V} \leq \overline{\text{RAS}}$	t _{RAS} ≤ 1 μs	200	μA	3,4
			CAS before $\overline{\text{RAS}}$ Refresh : 2 048 cycles/128 ms RAS, CAS : $0V \leq V_{IL} \leq 0.2V$ $V_{CC-0.2V} \leq V_{IH} \leq V_{IH(MAX.)}$				
Self refresh current (CAS before $\overline{\text{RAS}}$ self refresh, only for μPD42S17400L)		I _{CC7}	I _O = 0 mA	150	μA	★	
			$\overline{\text{RAS}}, \overline{\text{CAS}} : 0V \leq V_{IL} \leq 0.2V$ $V_{CC-0.2V} \leq V_{IH} \leq V_{IH(MAX.)}$				
Input leakage current		I _{I(L)}	V _I = 0 to 3.6 V all other pins not under test = 0 V	-5	+5	μA	
Output leakage current		I _{O(L)}	Outputs are disabled (Hi-Z) V _O = 0 to 3.6 V	-5	+5	μA	
High level output voltage		V _{OH}	I _O = -2.0 mA	2.4		V	
Low level output voltage		V _{OL}	I _O = +2.0 mA		0.4	V	

AC CHARACTERISTICS

(Recommended Operating Conditions unless otherwise noted) Notes 8, 9

(1/2)

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		t _{RAC} = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read or Write Cycle Time	t _{RC}	110		130		150		ns	
Read Modify Write Cycle Time	t _{RWC}	160		180		205		ns	
Fast Page Mode Cycle Time (Read or Write)	t _{PC}	40		45		50		ns	
Read Modify Write Cycle Time (Fast Page Mode)	t _{PRWC}	85		90		105		ns	
Access Time from $\overline{\text{RAS}}$	t _{RAC}		60		70		80	ns	10,11
Access Time from $\overline{\text{CAS}}$ (Falling Edge)	t _{CAC}		15		18		20	ns	10,11
Access Time from Column Address	t _{AA}		30		35		40	ns	10,11
Access Time from $\overline{\text{CAS}}$ Precharge	t _{ACP}		35		40		45	ns	11
Access Time from $\overline{\text{OE}}$	t _{OEA}		15		18		20	ns	11
$\overline{\text{RAS}}$ to Column Address Delay Time	t _{RAD}	15	30	15	35	17	40	ns	10
$\overline{\text{CAS}}$ to Data Setup Time	t _{CLZ}	0		0		0		ns	11
$\overline{\text{OE}}$ to Data Setup Time	t _{OLZ}	0		0		0		ns	11
Output Buffer Turn-off Delay Time ($\overline{\text{CAS}}$)	t _{OFF}	0	15	0	15	0	20	ns	12
$\overline{\text{OE}}$ to Data Delay Time	t _{OED}	15		15		20		ns	
Output Buffer Turn-off Delay Time ($\overline{\text{OE}}$)	t _{OEZ}	0	15	0	15	0	20	ns	12
$\overline{\text{OE}}$ Command Hold Time	t _{OEH}	0		0		0		ns	
$\overline{\text{OE}}$ to $\overline{\text{RAS}}$ inactive Setup Time	t _{OES}	0		0		0		ns	
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	t _{RP}	40		50		60		ns	
$\overline{\text{RAS}}$ Pulse Width (Random Read, Write Cycle)	t _{RAS}	60	10 000	70	10 000	80	10 000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t _{RASP}	60	125 000	70	125 000	80	125 000	ns	
$\overline{\text{RAS}}$ Hold Time	t _{RSH}	15		18		20		ns	
$\overline{\text{CAS}}$ Pulse Width	t _{CAS}	15	10 000	18	10 000	20	10 000	ns	
$\overline{\text{CAS}}$ Hold Time	t _{CSH}	60		70		80		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t _{RCD}	20	40	20	50	25	60	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t _{CRP}	5		5		5		ns	13
$\overline{\text{CAS}}$ Precharge Time	t _{CPN}	10		10		10		ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	t _{CP}	10		10		10		ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	t _{RPC}	5		5		5		ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t _{RHCP}	35		40		45		ns	
Row Address Setup Time	t _{ASR}	0		0		0		ns	
Row Address Hold Time	t _{RAH}	10		10		12		ns	

(2/2)


Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		t _{RAC} = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Column Address Setup Time	t _{ASC}	0		0		0		ns	
Column Address Hold Time	t _{CAH}	15		15		15		ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	t _{RAL}	30		35		40		ns	
Read Command Setup Time	t _{RCS}	0		0		0		ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t _{RRH}	0		0		0		ns	14
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t _{RCH}	0		0		0		ns	14
Write Command Hold Time Referenced to $\overline{\text{CAS}}$	t _{WCH}	10		10		15		ns	15
Write Command Pulse Width	t _{WP}	10		10		15		ns	15
Data-in Setup Time	t _{DS}	0		0		0		ns	16
Data-in Hold Time	t _{DH}	10		15		15		ns	16
$\overline{\text{WE}}$ Command Setup Time	t _{WCS}	0		0		0		ns	17
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{CWD}	40		43		50		ns	17
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{RWD}	85		95		110		ns	17
$\overline{\text{CAS}}$ Precharge Delay Time Referenced to $\overline{\text{WE}}$ (Fast Page Mode)	t _{CPWD}	58		65		70		ns	17
Column Address Delay Time Referenced to $\overline{\text{WE}}$	t _{AWD}	55		60		70		ns	17
Write Command Lead Time Referenced to $\overline{\text{RAS}}$	t _{RWL}	20		20		20		ns	
Write Command Lead Time Referenced to $\overline{\text{CAS}}$	t _{CWL}	15		15		15		ns	
$\overline{\text{CAS}}$ Setup Time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh	t _{CSR}	5		5		5		ns	
$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh	t _{CHR}	10		10		10		ns	
$\overline{\text{RAS}}$ Pulse Width (CAS before RAS Self Refresh Cycle)	t _{RASS}	100		100		100		μs	18
$\overline{\text{RAS}}$ Precharge Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh Cycle)	t _{RPS}	110		130		150		ns	18
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh Cycle)	t _{CHS}	-50		-50		-50		ns	18
$\overline{\text{WE}}$ Setup Time	t _{WSR}	10		10		10		ns	
$\overline{\text{WE}}$ Hold Time	t _{WHR}	15		15		15		ns	
Refresh Time	μPD42S16400L, 42S17400L		128		128		128	ms	18
	μPD4216400L		64		64		64		
	μPD4217400L		32		32		32		




Notes

1. All voltages are referenced to GND.
2. After power up, wait more than 100 μs (\overline{RAS} , \overline{CAS} inactive) and then, execute eight \overline{CAS} before \overline{RAS} or \overline{RAS} only refresh cycles as dummy cycles to initialize internal circuit.
3. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC5} and I_{CC6} depend on cycle rates (t_{RC} and t_{PC}).
4. Specified values are obtained with outputs unloaded.
5. I_{CC3} is measured assuming that all column address inputs are held at either high or low.
6. I_{CC4} is measured assuming that all column address inputs are switched only once during each fast page cycle.
7. I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{RAS} \leq V_{IL (MAX.)}$ and $\overline{CAS} \geq V_{IH (MIN.)}$.
8. AC measurements assume $t_r = 5$ ns.
9. AC Characteristics test condition

(1) Input timing specification



(2) Output timing specification




10. For read cycles, access time is defined as follows :

Input Conditions	Access Time	Access Time from \overline{RAS}
$t_{RAD} \leq t_{RAD (MAX.)}$, $t_{RCD} \leq t_{RCD (MAX.)}$	$t_{RAC (MAX.)}$	$t_{RAC (MAX.)}$
$t_{RAD} > t_{RAD (MAX.)}$, $t_{RCD} \leq t_{RCD (MAX.)}$	$t_{AA (MAX.)}$	$t_{RAD} + t_{AA (MAX.)}$
$t_{RCD} > t_{RCD (MAX.)}$	$t_{CAC (MAX.)}$	$t_{RCD} + t_{CAC (MAX.)}$


$t_{RAD (MAX.)}$ and $t_{RCD (MAX.)}$ are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{RAD} \geq t_{RAD (MAX.)}$ and $t_{RCD} \geq t_{RCD (MAX.)}$ will not cause any operation problems.

11. Loading conditions are 1 TTL and 100 pF.
12. $t_{OFF (MAX.)}$ and $t_{OEZ (MAX.)}$ define the time at which the output achieves the condition of Hi-Z and are not referenced to V_{OH} or V_{OL} .
13. $t_{CRP (MIN.)}$ requirement should be applied for \overline{RAS} / \overline{CAS} cycles preceded by any cycles.
14. Either $t_{RCH (MIN.)}$ or $t_{RRH (MIN.)}$ should be met in read cycles.
15. $t_{WP (MIN.)}$ is applied for late write cycles or read modify write cycles. In early write cycles, $t_{WCH (MIN.)}$ should be met.
16. $t_{DS (MIN.)}$ and $t_{DH (MIN.)}$ are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.
17. If $t_{WCS} \geq t_{WCS (MIN.)}$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $t_{RWd} \geq t_{RWd (MIN.)}$, $t_{CWD} \geq t_{CWD (MIN.)}$, $t_{AWd} \geq t_{AWd (MIN.)}$ and $t_{CPWD} \geq t_{CPWD (MIN.)}$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
18. This specification is applied only for the μPD42S16400L and μPD42S17400L.

READ CYCLE




EARLY WRITE CYCLE




Remark $\overline{\text{OE}}$ = Don't Care


LATE WRITE CYCLE



★ READ MODIFY WRITE CYCLE




FAST PAGE MODE READ CYCLE



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.


FAST PAGE MODE EARLY WRITE CYCLE



Remark \overline{OE} = Don't Care

In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

CAS BEFORE RAS SELF REFRESH CYCLE (Only for the μ PD42S16400L, 42S17400L)



Remark Address, \overline{OE} = Don't care I/O1 to I/O4 = Hi - Z

How to use CAS before RAS self refresh mode

CAS before RAS self refresh mode can't be used by itself. It must be used with performing one of 3 refreshes below.

• **When using distributed CAS before RAS refresh**

Refresh 4 096 times (μ PD42S16400L) or 2 048 times (μ PD42S17400L) during 128 ms before set into the CAS before RAS self refresh mode and after reset. ★


• **When using burst CAS before RAS refresh**

Refresh 4 096 times during 64 ms (μ PD42S16400L) or 2 048 times during 32 ms (μ PD42S17400L) before set into the CAS before RAS self refresh mode and after reset.

• **When using RAS only refresh**


Refresh against all refresh addresses during 64 ms (μ PD42S16400L) or during 32 ms (μ PD42S17400L) before set into the CAS before RAS self refresh mode and after reset.

CAS BEFORE RAS REFRESH CYCLE




Remark Address, \overline{OE} = Don't care I/O1 to I/O4 = Hi - Z

RAS ONLY REFRESH CYCLE




Remark \overline{WE} , \overline{OE} = Don't care I/O1 to I/O4 = Hi - Z

HIDDEN REFRESH CYCLE



TEST MODE SET CYCLE (\overline{WE} AND \overline{CAS} BEFORE \overline{RAS} REFRESH CYCLE)



Remark Address, \overline{OE} = Don't care I/O1 to I/O4 = Hi - Z

TEST MODE

TEST MODE is fast test function. On using this mode, test time is reduced to 1/4. In this TEST MODE, internal organization is 1 M words by 16 bits apparently. Don't care about the input levels of the \overline{CAS} input A0, A1.

1. How to enter TEST MODE

Through TEST MODE SET CYCLE (\overline{WE} and \overline{CAS} before \overline{RAS} refresh cycle), the device enters TEST MODE.

2. Write / Read in TEST MODE

Write data of "1" or "0" through I/O1 to I/O4 by controlling address except for above-mentioned address. Each input data through each I/O write 4 bits at once. And read through I/O1 to I/O4 to check written data. In case of writing each 4 bits rightly, each I/O data is "1". But wrong, the data is "0".

3. Refresh in TEST MODE


Use normal read cycle or \overline{WE} and \overline{CAS} before \overline{RAS} refresh cycle.

4. How to exit from TEST MODE

Through \overline{RAS} only refresh cycle or \overline{CAS} before \overline{RAS} refresh cycle, the device exits from TEST MODE.

PACKAGE DRAWINGS

26 PIN PLASTIC TSOP(II) (300 mil)




NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

S26G3-50-7JD-1

ITEM	MILLIMETERS	INCHES
A	17.40 MAX.	0.685 MAX.
B	1.06 MAX.	0.042 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40±0.10	0.016 ^{+0.004} _{-0.005}
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	9.22±0.2	0.363±0.008
I	7.62±0.1	0.300±0.004
J	0.8±0.2	0.031 ^{+0.009} _{-0.008}
K	0.125 ^{+0.10} _{-0.05}	0.005 ^{+0.004} _{-0.002}
L	0.5±0.1	0.020 ^{+0.004} _{-0.005}
M	0.21	0.009
N	0.10	0.004

★ 26 PIN PLASTIC TSOP(II) (300 mil)




S26G3-50-7KD-1

NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	17.40 MAX.	0.685 MAX.
B	1.06 MAX.	0.042 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40±0.10	0.016 ^{+0.004} _{-0.005}
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	9.22±0.2	0.363±0.008
I	7.62±0.1	0.300±0.004
J	0.8±0.2	0.031 ^{+0.009} _{-0.008}
K	0.125 ^{+0.10} _{-0.05}	0.005 ^{+0.004} _{-0.002}
L	0.5±0.1	0.020 ^{+0.004} _{-0.005}
M	0.21	0.009
N	0.10	0.004

26 PIN PLASTIC SOJ (300 mil)



S26LA-300A

NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
B	17.1 ^{+0.25} _{-0.05}	0.673 ^{+0.010} _{-0.002}
C	7.62	0.300
D	8.47±0.2	0.333 ^{+0.009} _{-0.008}
E	1.03±0.15	0.041 ^{+0.006} _{-0.007}
F	0.74	0.029
G	3.5±0.2	0.138±0.008
H	2.545±0.2	0.100±0.008
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40±0.10	0.016 ^{+0.004} _{-0.005}
N	0.12	0.005
P	6.73±0.20	0.265±0.008
Q	0.10	0.004
T	R 0.85	R 0.033
U	0.20 ^{+0.10} _{-0.05}	0.008 ^{+0.004} _{-0.002}

RECOMMENDED SOLDERING CONDITIONS

Please consult with our sales offices for soldering conditions of the μPD42S16400L, 4216400L, 42S17400L, 4217400L.

TYPE OF SURFACE MOUNT DEVICE

μPD42S16400LG3, 4216400LG3, 42S17400LG3, 4217400LG3 : 26-pin Plastic TSOP(III) (300 mil)

μPD42S16400LLA, 4216400LLA, 42S17400LLA, 4217400LLA : 26-pin Plastic SOJ (300 mil)

3. PACKAGE DRAWINGS

26 PIN PLASTIC SOJ (300mil)	24 Leads	495
28 PIN PLASTIC SOJ (400mil)	24 Leads	496
28 PIN PLASTIC SOJ (400mil)	28 Leads	497
32 PIN PLASTIC SOJ (400mil)		498
42 PIN PLASTIC SOJ (400mil)		499
26 PIN PLASTIC TSOP (300mil) *	24 Leads	500
26 PIN PLASTIC TSOP (300mil) *	24 Leads Reverse bent	501
28 PIN PLASTIC TSOP (400mil)	24 Leads	502
28 PIN PLASTIC TSOP (400mil)	24 Leads Reverse bent	503
28 PIN PLASTIC TSOP (400mil)	28 Leads	504
28 PIN PLASTIC TSOP (400mil)	28 Leads Reverse bent	505
32 PIN PLASTIC TSOP (400mil)		506
32 PIN PLASTIC TSOP (400mil)	Reverse bent	507
50 PIN PLASTIC TSOP (400mil)	44 Leads	508
50 PIN PLASTIC TSOP (400mil)	44 Leads Reverse bent	509
24 PIN PLASTIC ZIP (475mil)		510
28 PIN PLASTIC ZIP (475mil)		511
32 PIN PLASTIC ZIP (475mil)		512


* : under development

PAGE(S) INTENTIONALLY BLANK

494

26 PIN PLASTIC SOJ (300mil)
24 Leads

NEC Cord:S26LA-300A



S26LA-300A


NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
B	17.1 ^{+0.25} _{-0.05}	0.673 ^{+0.010} _{-0.002}
C	7.62	0.300
D	8.47±0.2	0.333 ^{+0.009} _{-0.008}
E	1.03±0.15	0.041 ^{+0.006} _{-0.007}
F	0.74	0.029
G	3.5±0.2	0.138±0.008
H	2.545±0.2	0.100±0.008
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40±0.10	0.016 ^{+0.004} _{-0.005}
N	0.12	0.005
P	6.73±0.20	0.265±0.008
Q	0.10	0.004
T	R 0.85	R 0.033
U	0.20 ^{+0.10} _{-0.05}	0.008 ^{+0.004} _{-0.002}

28 PIN PLASTIC SOJ (400mil)
24 Leads

NEC Cord:P28LE-400A



P28LE-400A


NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
B	18.67 ^{+0.35} _{-0.35}	0.735 ^{+0.013} _{-0.013}
C	10.16	0.400
D	11.18 ^{+0.2} _{-0.2}	0.440 ^{+0.008} _{-0.008}
E	1.08 ^{+0.15} _{-0.15}	0.043 ^{+0.006} _{-0.007}
F	0.7	0.028
G	3.5 ^{+0.2} _{-0.2}	0.138 ^{+0.009} _{-0.009}
H	2.4 ^{+0.2} _{-0.2}	0.094 ^{+0.008} _{-0.008}
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40 ^{+0.10} _{-0.10}	0.016 ^{+0.004} _{-0.004}
N	0.12	0.005
P	9.40 ^{+0.20} _{-0.20}	0.370 ^{+0.008} _{-0.008}
Q	0.15	0.006
T	R0.85	R0.033
U	0.20 ^{+0.08} _{-0.08}	0.008 ^{+0.002} _{-0.002}

28 PIN PLASTIC SOJ (400mil)
28 Leads

NEC Cord:P28LE-400A1



NOTE


Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P28LE-400A1

ITEM	MILLIMETERS	INCHES
B	18.67 ^{+0.2} _{-0.35}	0.735 ^{+0.008} _{-0.013}
C	10.16	0.400
D	11.18±0.2	0.440 ^{+0.008} _{-0.007}
E	1.08±0.15	0.043 ^{+0.006} _{-0.007}
F	0.74	0.029
G	3.5±0.2	0.138 ^{+0.008} _{-0.007}
H	2.545±0.2	0.100±0.008
I	0.8 MIN	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40±0.10	0.016 ^{+0.004} _{-0.005}
N	0.12	0.005
P	9.40±0.20	0.370 ^{+0.008} _{-0.007}
Q	0.10	0.004
T	R 0.85	R 0.033
U	0.20 ^{+0.10} _{-0.05}	0.008 ^{+0.004} _{-0.002}

32 PIN PLASTIC SOJ (400mil)

NEC Cord:P32LE-400A



NOTE


Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition

P32LE-400A

ITEM	MILLIMETERS	INCHES
B	21.06±0.2	0.829±0.008
C	10.16	0.400
D	11.18±0.2	0.440±0.008
E	1.005±0.1	0.040 ^{+0.004} _{-0.005}
F	0.74	0.029
G	3.5±0.2	0.138±0.008
H	2.545±0.2	0.100±0.008
I	0.8 MIN	0.031 MIN
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40±0.10	0.016 ^{+0.004} _{-0.005}
N	0.12	0.005
P	9.4±0.20	0.370±0.008
Q	0.1	0.004
T	R 0.85	R 0.033
U	0.20 ^{+0.10} _{-0.02}	0.008 ^{+0.004} _{-0.002}

42 PIN PLASTIC SOJ (400mil)

NEC Cord: P42LE-400A



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.


P42LE-400A

ITEM	MILLIMETERS	INCHES
B	27.56 ^{+0.2} _{-0.35}	1.085 ^{+0.008} _{-0.014}
C	10.16	0.400
D	11.18±0.2	0.440±0.008
E	1.08±0.15	0.043 ^{+0.006} _{-0.007}
F	0.74	0.029
G	3.5±0.2	0.138±0.008
H	2.545±0.2	0.100±0.008
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40±0.10	0.016 ^{+0.004} _{-0.005}
N	0.12	0.005
P	9.4±0.20	0.370±0.008
Q	0.10	0.004
T	R 0.85	R 0.033
U	0.20 ^{+0.10} _{-0.05}	0.008 ^{+0.004} _{-0.002}

26 PIN PLASTIC TSOP (300mil) *
24 Leads

* : under development

NEC Cord:S26G3-50-7JD



NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.





S26G3-50-7JD

ITEM	MILLIMETERS	INCHES
A	17.40 MAX.	0.685 MAX.
B	1.06 MAX.	0.042 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40±0.10	0.016 ^{+0.004} / _{-0.005}
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	9.22±0.2	0.363±0.008
I	7.62±0.1	0.300±0.004
J	0.8±0.2	0.031 ^{+0.009} / _{-0.008}
K	0.125 ^{+0.10} / _{-0.05}	0.005 ^{+0.004} / _{-0.002}
L	0.5±0.1	0.020 ^{+0.004} / _{-0.005}
M	0.21	0.009
N	0.10	0.004

26 PIN PLASTIC TSOP (300mil) *
24 Leads Reverse bent

* : under development

NEC Cord:S26G3-50-7KD



S26G3-50-7KD


NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P) at maximum material condition

ITEM	MILLIMETERS	INCHES
A	17.40 MAX.	0.685 MAX.
B	1.06 MAX.	0.042 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40±0.10	0.016 ^{+0.004} / _{-0.005}
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	9.22±0.2	0.363±0.008
I	7.62±0.1	0.300±0.004
J	0.8±0.2	0.031 ^{+0.009} / _{-0.008}
K	0.125 ^{+0.10} / _{-0.05}	0.005 ^{+0.004} / _{-0.002}
L	0.5±0.1	0.020 ^{+0.004} / _{-0.005}
M	0.21	0.009
N	0.10	0.004

28 PIN PLASTIC TSOP (400mil)
24 Leads

NEC Cord:S28G5-50-7JD1



NOTE


Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

S28G5-50-7JD1




ITEM	MILLIMETERS	INCHES
A	18.81 MAX.	0.741 MAX.
B	1.15 MAX.	0.046 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40 ^{+0.10}	0.016 ^{+0.004}
E	0.05 ^{±0.05}	0.002 ^{±0.002}
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76 ^{±0.2}	0.463 ^{±0.008}
I	10.16 ^{±0.1}	0.400 ^{±0.004}
J	0.8 ^{±0.2}	0.031 ^{+0.008}
K	0.125 ^{+0.10}	0.005 ^{+0.004}
L	0.5 ^{±0.1}	0.020 ^{+0.004}
M	0.21	0.009
N	0.10	0.004

28 PIN PLASTIC TSOP (400mil)
24 Leads Reverse bent

NEC Cord:S28G5-50-7KD1



detail of lead end



S28G5-50-7KD1


NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	18.81 MAX.	0.741 MAX.
B	1.15 MAX.	0.046 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40 ^{+0.10}	0.016 ^{-0.005}
E	0.05 ^{+0.05}	0.002 ^{+0.002}
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76 ^{+0.2}	0.463 ^{+0.008}
I	10.16 ^{+0.1}	0.400 ^{+0.004}
J	0.8 ^{+0.2}	0.031 ^{-0.008}
K	0.125 ^{-0.018}	0.005 ^{-0.002}
L	0.5 ^{+0.1}	0.020 ^{-0.005}
M	0.21	0.009
N	0.10	0.004

28 PIN PLASTIC TSOP (400mil)
28 Leads

NEC Cord:S28G5-50-7JD2



NOTE


Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

S28G5-50-7JD2




ITEM	MILLIMETERS	INCHES
A	18.81 MAX.	0.741 MAX.
B	1.15 MAX.	0.046 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40±0.10	0.016 ^{+0.004} _{-0.005}
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 ^{+0.009} _{-0.008}
K	0.125 ^{+0.10} _{-0.05}	0.005 ^{+0.004} _{-0.002}
L	0.5±0.15	0.020 ^{+0.006} _{-0.007}
M	0.21	0.009
N	0.10	0.004

28 PIN PLASTIC TSOP (400mil)
28 Leads Reverse bent

NEC Cord:S28G5-50-7KD2



detail of lead end



S28G5-50-7KD2


NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	18.81 MAX.	0.741 MAX.
B	1.15 MAX.	0.046 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40±0.10	0.016 ^{+0.004} _{-0.005}
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 ^{+0.009} _{-0.008}
K	0.125 ^{+0.10} _{-0.05}	0.005 ^{+0.004} _{-0.002}
L	0.5±0.15	0.020 ^{+0.006} _{-0.007}
M	0.21	0.009
N	0.10	0.004

32 PIN PLASTIC TSOP (400mil)

NEC Cord:S32G5-50-7JD1



NOTE


Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

S32G5-50-7JD1

ITEM	MILLIMETERS	INCHES
A	21.17 MAX.	0.834 MAX.
B	1.06 MAX.	0.042 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40±0.10	0.016 ^{+0.004} _{-0.005}
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 ^{+0.009} _{-0.008}
K	0.125 ^{+0.10} _{-0.05}	0.005 ^{+0.004} _{-0.002}
L	0.5±0.15	0.020 ^{+0.006} _{-0.007}
M	0.21	0.009
N	0.10	0.004

32 PIN PLASTIC TSOP (400mil)
Reverse bent

NEC Cord:S32G5-50-7KD1



NOTE


Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

S32G5-50-7KD1

ITEM	MILLIMETERS	INCHES
A	21.17 MAX.	0.834 MAX.
B	1.06 MAX.	0.042 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40±0.10	0.016 ^{+0.004} _{-0.005}
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 ^{+0.009} _{-0.008}
K	0.125 ^{+0.10} _{-0.05}	0.005 ^{+0.004} _{-0.002}
L	0.5±0.15	0.020 ^{+0.006} _{-0.007}
M	0.21	0.009
N	0.10	0.004

50 PIN PLASTIC TSOP (400mil)
44 Leads

NEC Cord:S50G5-80-7JF



NOTE


Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

S50G5-80-7JF

ITEM	MILLIMETERS	INCHES
A	21.45 MAX.	0.845 MAX.
B	1.13 MAX.	0.045 MAX.
C	0.8 (T.P.)	0.031 (T.P.)
D	0.30±0.10	0.012 ^{+0.004} _{-0.005}
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 ^{+0.009} _{-0.008}
K	0.125 ^{+0.10} _{-0.05}	0.005 ^{+0.004} _{-0.002}
L	0.5±0.15	0.020 ^{+0.006} _{-0.007}
M	0.13	0.005
N	0.10	0.004

50 PIN PLASTIC TSOP (400mil)
44 Leads Reverse bent

NEC Cord:S50G5-80-7KF



NOTE


Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

S50G5-80-7KF

ITEM	MILLIMETERS	INCHES
A	21.45 MAX.	0.845 MAX.
B	1.13 MAX.	0.045 MAX.
C	0.8 (T.P.)	0.031 (T.P.)
D	0.30±0.10	0.012 ^{+0.004} / _{-0.005}
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 ^{+0.009} / _{-0.008}
K	0.125 ^{+0.10} / _{-0.05}	0.005 ^{+0.004} / _{-0.002}
L	0.5±0.15	0.020 ^{+0.006} / _{-0.007}
M	0.13	0.005
N	0.10	0.004

24 PIN PLASTIC ZIP (475mil)

NEC Cord:P24V-100-475A



P24V-100-475A


NOTE

Each lead centerline is located within 0.25 mm (0.010 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	31.75 MAX.	1.250 MAX.
F	0.50 ^{±0.1}	0.020 ^{-0.002}
G	φ0.25	φ0.010
H	2.54	0.100
I	1.27	0.050
J	1.27 MAX.	0.050 MAX.
K	1.0 MIN.	0.039 MIN.
M	10.8 MAX.	0.426 MAX.
N	2.8 ^{±0.2}	0.110 ^{-0.002}
Q	12.07 MAX.	0.476 MAX.
V	0.25 ^{+0.10}	0.010 ^{-0.004}
W	2.54	0.100
Y	3.3 ^{±0.5}	0.130 ^{±0.02}

28 PIN PLASTIC ZIP (475mil)

NEC Cord:P28VF-100-475A



NOTE


Each lead centerline is located within 0.25 mm (0.010 inch) of its true position (T.P.) at maximum material condition.

P28VF-100-475A

ITEM	MILLIMETERS	INCHES
A	36.83 MAX.	1.450 MAX.
F	0.5 ± 0.10	0.020 ^{+0.004} _{-0.005}
G	0.25	0.010
H	2.54 (T.P.)	0.100 (T.P.)
I	1.27 (T.P.)	0.050 (T.P.)
J	1.27 MAX.	0.050 MAX.
K	0.9 MIN.	0.035 MIN.
M	10.8 MAX.	0.426 MAX.
N	2.8 ± 0.2	0.110 ^{+0.009} _{-0.008}
Q	12.07 MAX.	0.475 MAX.
V	0.25 ^{+0.10} _{-0.05}	0.010 ^{+0.004} _{-0.003}
W	2.54 (T.P.)	0.100 (T.P.)
Y	3.25 ± 0.2	0.128 ± 0.008

32 PIN PLASTIC ZIP (475mil)

NEC Cord:P32VF-100-475A



P32VF-100-475A

NOTE

Each lead centerline is located within 0.25 mm (0.010 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	41.91 MAX.	1.650 MAX
F	0.5±0.10	0.020 ^{+0.004} _{-0.005}
G	0.25	0.010
H	2.54 (T.P.)	0.100 (T.P.)
I	1.27 (T.P.)	0.050 (T.P.)
J	1.27 MAX.	0.050 MAX.
K	0.9 MIN.	0.035 MIN.
M	10.8 MAX.	0.426 MAX.
N	2.8±0.2	0.110 ^{+0.009} _{-0.008}
Q	12.07 MAX.	0.475 MAX.
V	0.25 ^{+0.10} _{-0.05}	0.010 ^{+0.004} _{-0.003}
W	2.54 (T.P.)	0.100 (T.P.)
Y	3.25±0.2	0.128±0.008