
8-Bit Synchronous Binary Up Counter

The MC10E/100E016 is a high-speed synchronous, presettable, cascadable 8-bit binary counter. Architecture and operation are the same as the MC10H016 in the MECL 10H family, extended to 8-bits, as shown in the logic symbol.

The counter features internal feedback of $\overline{\text{TC}}$, gated by the TCLD (terminal count load) pin. When TCLD is LOW (or left open, in which case it is pulled LOW by the internal pull-downs), the $\overline{\text{TC}}$ feedback is disabled, and counting proceeds continuously, with $\overline{\text{TC}}$ going LOW to indicate an all-one state. When TCLD is HIGH, the $\overline{\text{TC}}$ feedback causes the counter to automatically reload upon $\overline{\text{TC}}$ = LOW, thus functioning as a programmable counter. The Q_{Π} outputs do not need to be terminated for the count function to operate properly. To minimize noise and power, unused Q outputs should be left unterminated.

- 700MHz Min. Count Frequency
- 1000ps CLK to Q, TC
- Internal TC Feedback (Gated)
- 8-Bit
- Fully Synchronous Counting and TC Generation
- Asynchronous Master Reset
- Extended 100E VEE Range of 4.2V to 5.46V
- 75kΩ Input Pulldown Resistors

Pinout: 28-Lead PLCC (Top View)



 $^{^{\}star}$ All VCC and VCCO pins are tied together on the die.

MC10E016 MC100E016

8-BIT SYNCHRONOUS BINARY UP COUNTER



FN SUFFIX PLASTIC PACKAGE CASE 776-02

FUNCTION TABLE

CE	PE	TCLD	MR	CLK	Function
Х	L	X	L	Z	Load Parallel (Pn to Qn)
L	н	L	L	Z	Continuous Count
L	Н	н	L	z	Count; Load Parallel on TC = LOW
Н	Н	X	L	z	Hold
Х	Х	X	L	ZZ	Masters Respond, Slaves Hold
Х	Х	×	н	Х	Reset ($Q_n := LOW, \overline{TC} := HIGH$)

Z = clock pulse (low to high);ZZ = clock pulse (high to low)

PIN NAMES

Pin	Function
P0 – P ₇	Parallel Data (Preset) Inputs
Q0 - Q7	Data Outputs
CE	Count Enable Control Input
PE	Parallel Load Enable Control Input
MR	Master Reset
CLK	Clock
TC	Terminal Count Output
TCLD	TC-Load Control Input

12/93

© Motorola, Inc. 1996

2--


REV



🖿 6367252 0097406 9T7 🗯

2

8-BIT BINARY COUNTER LOGIC DIAGRAM



Note that this diagram is provided for understanding of logic operation only. It should not be used for propagation delays as many gate functions are achieved internally without incurring a full gate delay.

MOTOROLA

ECLinPS and ECLinPS Lite DL140 — Rev 4

: 🖿 6367252 0097407 833 🖿

DC CHARACTERISTICS ($V_{EE} = V_{EE}(min)$ to $V_{EE}(max)$; $V_{CC} = V_{CCO} = GND$)

			0°C		25°C 85°C							
Symbol	Characteristic	min	typ	max	min	typ	max	min	typ	max	Unit	Condition
lН	Input HIGH Current			150			150			150	μА	
IEE	Power Supply Current					_					mA	
	10E 100E		151 151	181 181		151 151	181 181	İ	151 174	181 208		

AC CHARACTERISTICS (VEE = VEE(min) to VEE(max); VCC = VCCO = GND)

			0°C			25°C			85°C			
Symbol	Characteristic	min	typ	max	min	typ	max	min	typ	max	Unit	Condition
fCOUNT	Max. Count Frequency	700	900		700	900		700	900		MHz	
tPLH tPHL	Propagation Delay to Output CLK to Q MR to Q	600 600	725 775	1000 1000	600 600	725 775	1000 1000	600 600	725 775	1000 1000	ps	
	CLK to TC MR to TC	550 625	775 775	900 1000	550 625	775 775	900 1000	550 625	775 775	1050 1000		
t _S	Setup Time Pn CE PE TCLD	150 600 600 500	- 30 400 400 300		150 600 600 500	- 30 400 400 300		150 600 600 500	- 30 400 400 300		ps	
th	Hold Time Pn CE PE TCLD	350 0 0 100	100 - 400 - 400 - 300		350 0 0 100	100 - 400 - 400 - 300		350 0 0 100	100 - 400 - 400 - 300			
tRR	Reset Recovery Time	900	700		900	700		900	700	_	ps	
tpW	Minimum Pulse Width CLK, MR	400			400			400			ps	
t _r t _f	Rise/Fall Times 20 - 80%	300	510	800	300	510	800	300	510		ps	

ECLinPS and ECLinPS Lite DL140 — Rev 4

2-5

MOTOROLA

FUNCTION TABLE

Function	PE	CE	MR	TCLD	CLK	P7-P4	P3	P2	P1	P0	Q7-Q4	Q3	Q2	Q1	Q0	TC
Load	L	х	L	Х	Z	Н	Н	Н	L	L	н	Н	Н	L	L	Н
Count	н	L	L	L	Z	х	Х	Х	Х	X	Н	Н	Н	L	Н	н
	н	L	L	L	Z	х	X	X	X	Х	Н	Н	н	Н	L	Н
	lн	L	L	L	Z	х	Х	Х	Х	Х	Н	н	H	Н	Н	L
	lн	L	L	L	Z.	x	X	Х	Х	Х	L	L	L	L	L	Н
Load	L	х	L	Х	Z	Н	н	Н	L	L	Н	н	H	L	L	Н
Hold	н	Н	L	X	Z	x	X	Х	X	Х	Н	Н	H	L	L	н
	н	н	L	Х	Z	l x	Х	Х	X	Х	Н	н	Н	L	Ł	Н
Load On	Н	L	L	н	z	Ιн	L	н	Н	L	н	Н	Н	L	Н	H
Terminal	ГH	Ĺ	L	H	z	Ιн	L	Н	Н	L	Н	H	Н	Н	L	Н
Count	Н	Ĺ	L	Н	Z	н	L	н	н	L	Н	н	Н	Н	Н	L
	lн	Ĺ.	L	Н	z	l H	L	н	н	L	I н	L	н	H	L	Н
	н	Ī.	L	Н	z	lн	L	н	Н	L	Н	L	н	Н	н	Н
	НH	Ē	Ĺ	H	z	Н	L	Н	Н	L	Ìн	Н	L	L	L	Н
Reset	Х	x	H	×	×	х	Х	Х	х	Х	L	Ĺ	L	L	L	Н

Applications Information

Cascading Multiple E016 Devices

For applications which call for larger than 8-bit counters multiple E016s can be tied together to achieve very wide bit width counters. The active low terminal count (TC) output and count enable input (CE) greatly facilitate the cascading of E016 devices. Two E016s can be cascaded without the need for external gating, however for counters wider than 16 bits external OR gates are necessary for cascade implementations.

Figure 1 below pictorially illustrates the cascading of 4 E016s to build a 32-bit high frequency counter. Note the E101 gates used to OR the terminal count outputs of the lower order E016s to control the counting operation of the higher order bits. When the terminal count of the preceding device (or devices) goes low (the counter reaches an all 1s state) the more significant E016 is set in its count mode and will count one binary digit upon the next positive clock transition. In addition, the preceding devices will also count one bit thus sending their terminal count outputs back to a high state

disabling the count operation of the more significant counters and placing them back into hold modes. Therefore, for an E016 in the chain to count, all of the lower order terminal count outputs must be in the low state. The bit width of the counter can be increased or decreased by simply adding or subtracting E016 devices from Figure 1 and maintaining the logic pattern illustrated in the same figure.

The maximum frequency of operation for the cascaded counter chain is set by the propagation delay of the \overline{TC} output and the necessary setup time of the \overline{CE} input and the propagation delay through the OR gate controlling it (for 16-bit counters the limitation is only the \overline{TC} propagation delay and the \overline{CE} setup time). Figure 1 shows EL01 gates used to control the count enable inputs, however, if the frequency of operation is lower a slower, ECL OR gate can be used. Using the worst case guarantees for these parameters from the ECLinPS data book, the maximum count frequency for a greater than 16-bit counter is 625MHz.





Figure 1. 32-Bit Cascaded E016 Counter

MOTOROLA

2-6

ECLinPS and ECLinPS Lite DL140 — Rev 4



2

Applications Information (continued)

Note that this assumes the trace delay between the $\overline{\text{TC}}$ outputs and the $\overline{\text{CE}}$ inputs are negligible. If this is not the case estimates of these delays need to be added to the calculations.

Programmable Divider

The E016 has been designed with a control pin which makes it ideal for use as an 8-bit programmable divider. The TCLD pin (load on terminal count) when asserted reloads the data present at the parallel input pin (Pn's) upon reaching terminal count (an all 1s state on the outputs). Because this feedback is built internal to the chip, the programmable division operation will run at very nearly the same frequency as the maximum counting frequency of the device. Figure 2 below illustrates the input conditions necessary for utilizing the E016 as a programmable divider set up to divide by 113.




Figure 2. Mod 2 to 256 Programmable Divider

To determine what value to load into the device to accomplish the desired division, the designer simply subtracts the binary equivalent of the desired divide ratio from the binary value for 256. As an example for a divide ratio of 113:

$$Pn's = 256 - 113 = 8F_{16} = 1000 1111$$

where:

P0 = LSB and P7 = MSB

Forcing this input condition as per the setup in Figure 2 will result in the waveforms of Figure 3. Note that the \overline{TC} output is used as the divide output and the pulse duration is equal to a

Table 1. Preset Values for Various Divide Ratios

Divide		Preset Data Inputs											
Ratio	P7	P6	P5	P4	P3	P2	P1	PO					
2	Н	Н	Н	Н	Н	Н	Н	L					
3	Н	Н	Н	Н	Н	н	L	Н					
4	Н	Н	н	Н	н	н	L	L					
5	Н	Н	Н	Н	н	L	н	н					
•		•	•	•	•		•	•					
•	•	•	•	•	•	•	•	•					
112	Н	L	L	Н	L	L	L	L					
113	H	L	L	L	н	н	н	н					
114	H	L	L	L	Н	н	н	L					
•	•	•	•	•	•		•						
•		•	•	•	•	•	•						
254	L	L	L	L	L	L	Н	L					
255	L	L	L	L	L	L	L	Н					
256	L	L	L	L	L	L.	L	L					

full clock period. For even divide ratios, twice the desired divide ratio can be loaded into the E016 and the \overline{TC} output can feed the clock input of a toggle flip flop to create a signal divided as desired with a 50% duty cycle.

A single E016 can be used to divide by any ratio from 2 to 256 inclusive. If divide ratios of greater than 256 are needed multiple E016s can be cascaded in a manner similar to that already discussed. When E016s are cascaded to build larger dividers the TCLD pin will no longer provide a means for loading on terminal count. Because one does not want to reload the counters until all of the devices in the chain have reached terminal count, external gating of the TC pins must be used for multiple E016 divider chains.




Figure 3. Divide by 113 E016 Programmable Divider Waveforms

ECLinPS and ECLinPS Lite DL140 — Rev 4

2-7

MOTOROLA

■ 6367252 0097410 328 **■**

Applications Information (continued)




Figure 4. 32-Bit Cascaded E016 Programmable Divider

2

Figure 4 on the following page shows a typical block diagram of a 32-bit divider chain. Once again to maximize the frequency of operation EL01 OR gates were used. For lower frequency applications a slower OR gate could replace the EL01. Note that for a 16-bit divider the OR function feeding the $\overline{\text{PE}}$ (program enable) input CANNOT be replaced by a wire OR tie as the $\overline{\text{TC}}$ outputs of the least significant E016 must also feed the $\overline{\text{CE}}$ input of the most significant E016. If the two $\overline{\text{TC}}$ outputs were OR tied the cascaded count operation would not operate properly. Because in the cascaded form the $\overline{\text{PE}}$ feedback is external and requires external gating, the maximum frequency of operation will be significantly less than the same operation in a single device.

Maximizing E016 Count Frequency

The E016 device produces 9 fast transitioning single ended outputs, thus V_{CC} noise can become significant in situations where all of the outputs switch simultaneously in the same direction. This V_{CC} noise can negatively impact the maximum frequency of operation of the device. Since the device does not need to have the Q outputs terminated to count properly, it is recommended that if the outputs are not going to be used in the rest of the system they should be left unterminated. In addition, if only a subset of the Q outputs are used in the system only those outputs should be terminated. Not terminating the unused outputs will not only cut down the V_{CC} noise generated but will also save in total system power dissipation. Following these guidelines will allow designers to either be more aggressive in their designs or provide them with an extra margin to the published data book specifications.

MOTOROLA

2-8

ECLinPS and ECLinPS Lite DL140 — Rev 4

= 6367252 0097411 264 ==