Am28F010

Advanced Micro Devices

1 Megabit (131,072 x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory

DISTINCTIVE CHARACTERISTICS

- High performance
 - -- 90 ns maximum access time
- CMOS Low power consumption
 - 30 mA maximum active current
 - 100 µA maximum standby current
 - No data retention power consumption
- Compatible with JEDEC-standard byte-wide 32-Pin EPROM pinouts
 - 32-pin PDIP
 - 32-pin PLCC
 - 32-pin TSOP
- 10,000 write/erase cycles minimum
- Write and erase voltage 12.0 V ±5%

- Latch-up protected to 100 mA from -1 V to V_{CC} +1 V
- Flasherase Electrical Bulk Chip-Erase
 - One second typical chip-erase
- **■** Flashrite Programming
 - 10 μs typical byte-program
 - Two seconds typical chip program
- Command register architecture for microprocessor/microcontroller compatible write interface
- On-chip address and data latches
- Advanced CMOS flash memory technology
 - Low cost single transistor memory cell
- Automatic write/erase pulse stop timer

GENERAL DESCRIPTION

The Am28F010 is a 1 Megabit Flash memory organized as 128K bytes of 8 bits each. AMD's Flash memories offer the most cost-effective and reliable read/write non-volatile random access memory. The Am28F010 is packaged in 32-pin PDIP, PLCC, and TSOP versions. It is designed to be reprogrammed and erased in-system or in standard EPROM programmers. The Am28F010 is erased when shipped from the factory.

The standard Am28F010 offers access times as fast as 90 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention, the Am28F010 has separate chip enable $(\overline{\text{CE}})$ and output enable $(\overline{\text{OE}})$ controls.

AMD's Flash memories augment EPROM functionality with in-circuit electrical erasure and programming. The Am28F010 uses a command register to manage this functionality, while maintaining a JEDEC Flash Standard 32-pin pinout. The command register allows for 100% TTL level control inputs and fixed power supply levels during erase and programming, while maintaining maximum EPROM compatibility.

AMD's Flash technology reliably stores memory contents even after 10,000 erase and program cycles. The AMD cell is designed to optimize the erase and programming mechanisms. In addition, the combination of advanced tunnel oxide processing and low internal

electric fields for erase and programming operations produces reliable cycling. The Am28F010 uses a $12.0\,V\pm5\%$ V_{PP} high voltage input to perform the Flasherase and Flashrite algorithms.

The highest degree of latch-up protection is achieved with AMD's proprietary non-epi process. Latch-up protection is provided for stresses up to 100 milliamps on address and data pins from -1 V to V_{CC}+1 V.

The Am28F010 is byte programmable using 10 μ s programming pulses in accordance with AMD's Flash-rite programming algorithm. The typical room temperature programming time of the Am28F010 is two seconds. The entire chip is bulk erased using 10 ms erase pulses according to AMD's Flasherase alrogithm. Typical erasure at room temperature is accomplished in less than one second. The windowed package and the 15–20 minutes required for EPROM erasure using ultra-violet light are eliminated.

Commands are written to the command register using standard microprocessor write timings. Register contents serve as inputs to an internal state-machine which controls the erase and programming circuitry. During write cycles, the command register internally latches address and data needed for the programming and erase operations. For system design simplification, the Am28F010 is designed to support either WE or CE


Publication# 11559 Rev. G Amendment/0 Issue Date: November 1995



controlled writes. During a system write cycle, addresses are latched on the falling edge of \overline{WE} or \overline{CE} whichever occurs last. Data is latched on the rising edge of \overline{WE} or \overline{CE} whichever occurs first. To simplify the following discussion, the \overline{WE} pin is used as the write cycle control pin throughout the rest of this text. All setup and hold times are with respect to the \overline{WE} signal.

AMD's Flash technology combines years of EPROM and EEPROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The Am28F010 electrically erases all bits simultaneously using Fowler-Nordheim tunneling. The bytes are programmed one byte at a time using the EPROM programming mechanism of hot electron injection.

BLOCK DIAGRAM



11559G-1


PRODUCT SELECTOR GUIDE

Family Part No.:	Am28F010						
Ordering Part No.:							
±10% Vcc Tolerance	-90	-120	-150	-200	-250		
±5% Vcc Tolerance	-95						
Max Access Time (ns)	90	120	150	200	250		
CE (E) Access (ns)	90	120	150	200	250		
OE (G) Access (ns)	35	50	55	55	55		

2-134 Am28F010

- 0257528 0033963 272 **-**

CONNECTION DIAGRAMS




Note: Pin 1 is marked for orientation.






CONNECTION DIAGRAMS (continued)



LOGIC SYMBOL



32-Pin TSOP — Reverse Pinout

11559G-5

11559G-4

2-136 Am28F010


■ 0257528 0033965 045 **■**



ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:



Valid Combinations						
AM28F010-90 AM28F010-95	PC, JC, EC, FC					
AM28F010-120 AM28F010-150 AM28F010-200	PC, PI, PE, PEB, JC, JI, JE, JEB, EC, FC, EI, FI, EE, FE, EEB, FEB					

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Am28F010





PIN DESCRIPTION

A0-A16

Address Inputs for memory locations. Internal latches hold addresses during write cycles.

CE (E)

Chip Enable active low input activates the chip's control logic and input buffers. Chip Enable high will deselect the device and operates the chip in stand-by mode.

DQ0-DQ7

Data Inputs during memory write cycles. Internal latches hold data during write cycles. Data Outputs during memory read cycles.

NC

No Connect-corresponding pin is not connected internally to the die.

OE (G)

Output Énable active low input gates the outputs of the device through the data buffers during memory

read cycles. Output Enable is high during command sequencing and program/erase operations.

Vcc

Power supply for device operation. (5.0 V ± 5% or 10%)

VPP

Program voltage input. V_{PP} must be at high voltage in order to write to the command register. The command register controls all functions required to alter the memory array contents. Memory contents cannot be altered when $V_{PP} \le V_{CC} + 2 V$.

Vss Ground

WE (W)

Write Enable active low input controls the write function of the command register to the memory array. The target address is latched on the falling edge of the Write Enable pulse and the appropriate data is latched on the rising edge of the pulse. Write Enable high inhibits writing to the device.

2-138

Am28F010

■ 0257528 0033967 918 ■

BASIC PRINCIPLES

The Am28F010 uses 100% TTL-level control inputs to manage the command register. Erase and reprogramming operations use a fixed 12.0 V $\pm\,5\%$ high voltage input.

Read Only Memory

Without high V_{PP} voltage, the Am28F010 functions as a read only memory and operates like a standard EPROM. The control inputs still manage traditional read, standby, output disable, and Auto select modes.

Command Register

The command register is enabled only when high voltage is applied to the VPP pin. The erase and reprogramming operations are only accessed via the register. In addition, two-cycle commands are required for erase and reprogramming operations. The traditional read, standby, output disable, and Auto select modes are available via the register.

The Am28F010's command register is written using standard microprocessor write timings. The register controls an internal state machine that manages all device operations. For system design simplification, the Am28F010 is designed to support either \overline{WE} or \overline{CE} controlled writes. During a system write cycle, addresses are latched on the falling edge of \overline{WE} or \overline{CE} whichever occurs last. Data is latched on the rising edge of \overline{WE} or \overline{CE} whichever occur first. To simplify the following discussion, the \overline{WE} pin is used as the write cycle control pin throughout the rest of this text. All setup and hold times are with respect to the \overline{WE} signal.

Overview of Erase/Program Operations Flasherase Sequence

A multiple step command sequence is required to erase the Flash device (a two-cycle Erase command and repeated one cycle verify commands).

Note: The Flash memory array must be completely programmed to 0's prior to erasure. Refer to the Flashrite Programming Algorithm.

- Erase Set-Up: Write the Set-up Erase command to the command register.
- Erase: Write the Erase command (same as Set-up Erase command) to the command register again.

The second command initiates the erase operation. The system software routines must now time-out the erase pulse width (10 ms) prior to issuing the Eraseverify command. An integrated stop timer prevents any possibility of overerasure.

3. Erase-Verify: Write the Erase-verify command to the command register. This command terminates the erase operation. After the erase operation, each byte of the array must be verified. Address information must be supplied with the Erase-verify command. This command verifies the margin and outputs the addressed byte in order to compare the array data with FFH data (Byte erased). After successful data verification the Erase-verify command is written again with new address information. Each byte of the array is sequentially verified in this manner.

If data of the addressed location is not verified, the Erase sequence is repeated until the entire array is successfully verified or the sequence is repeated 1000 times.


Flashrite Programming Sequence

A three step command sequence (a two-cycle Program command and one cycle Verify command) is required to program a byte of the Flash array. Refer to the Flashrite Algorithm.

- Program Set-Up: Write the Set-up Program command to the command register.
- Program: Write the Program command to the command register with the appropriate Address and Data. The system software routines must now timeout the program pulse width (10 µs) prior to issuing the Program-verify command. An integrated stop timer prevents any possibility of overprogramming.
- 3. Program-Verify: Write the Program-verify command to the command register. This command terminates the programming operation. In addition, this command verifies the margin and outputs the byte just programmed in order to compare the array data with the original data programmed. After successful data verification, the programming sequence is initiated again for the next byte address to be programmed.

If data is not verified successfully, the Program sequence is repeated until a successful comparison is verified or the sequence is repeated 25 times.

Am28F010





Data Protection

The Am28F010 is designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. The Am28F010 powers up in its read only state. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific command sequences.

The device also incorporates several features to prevent inadvertent write cycles resulting from Vcc power-up and power-down transitions or system noise.

Low Vcc Write Inhibit

To avoid initiation of a write cycle during Vcc power-up and power-down, the Am28F010 locks out write cycles for Vcc < V_{LKO} (see DC Characteristics section for voltages). When Vcc < V_{LKO} , the command register is disabled, all internal program/erase circuits are

disabled, and the device resets to the read mode. The Am28F010 ignores all writes until $V_{\rm CC} > V_{\rm LKO}$. The user must ensure that the control pins are in the correct logic state when $V_{\rm CC} > V_{\rm LKO}$ to prevent uninitentional writes.

Write Pulse "Glitch" Protection

Noise pulses of less than 10 ns (typical) on \overline{OE} , \overline{CE} or \overline{WE} will not initiate a write cycle.

Logical Inhibit

Writing is inhibited by holding any one of $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IH}$ or $\overline{WE} = V_{IH}$. To initiate a write cycle \overline{CE} and \overline{WE} must be a logical zero while \overline{OE} is a logical one.

Power-Up Write Inhibit

Power-up of the device with $\overline{WE} = \overline{CE} = V_{IL}$ and $\overline{OE} = V_{IH}$ will not accept commands on the rising edge of \overline{WE} . The internal state machine is automatically reset to the read mode on power-up.

FUNCTIONAL DESCRIPTION Description of User Modes

Table 1. Am28F010 User Bus Operations (Notes 7 and 8)

	Table Trained C		p	4114		· <u> </u>		
	Operation	CE (E)	OE (G)	WE (W)	V _{PP} (Note 1)	A0	A9	vo
	Read	VIL	VIL	Х	VPPL	A0	A9	Dout
	Standby	Vih	Х	Х	VPPL	Х	Х	HIGH Z
	Output Disable	VIL .	ViH	Vін	VPPL	Х	×	HIGH Z
Read-Only	Auto-select Manufacturer Code (Note 2)	ViL	VIL	ViH	VPPL	VIL	V _{ID} (Note 3)	CODE (01H)
	Auto-select Device Code (Note 2)	ViL	VIL	ViH	VPPL	ViH	V _{ID} (Note 3)	CODE (A7H)
	Read	ViL	VIL	Vін	VPPH	AO	A9	Dout (Note 4)
Read/Write	Standby (Note 5)	ViH	Х	Х	VPPH	Х	х	HIGH Z
	Output Disable	VIL	ViH	Vін	VРРН	Х	х	HIGH Z
	Write	VIL	Viн	VIL	V _{РРН}	A0	A 9	D _{IN} (Note 6)

Legend:

X = Don't care, where Don't Care is either V_{IL} or V_{IH} levels. $V_{PPL} = V_{PP} \le V_{CC} + 2 V$. See DC Characteristics for voltage levels of V_{PPH} . $0 V < An < V_{CC} + 2 V$, (normal TTL or CMOS input levels, where n = 0 or 9).

Notes:

- VPPL may be grounded, connected with a resistor to ground, or < Vcc +2.0 V. VPPH is the programming voltage specified
 for the device. Refer to the DC characteristics. When VPP = VPPL, memory contents can be read but not written or erased.
- 2. Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 2.
- 3. 11.5 < VID < 13.0 V. Minimum VID rise time and fall time (between 0 and VID voltages) is 500 ns.
- 4. Read operation with VPP = VPPH may access array data or the Auto select codes.
- 5. With VPP at high voltage, the standby current is Icc + IPP (standby).
- 6. Refer to Table 3 for valid DIN during a write operation.
- 7. All inputs are Don't Care unless otherwise stated, where Don't Care is either V_{IL} or V_{IH} levels. In the Auto select mode all addresses except A9 and A0 must be held at V_{IL}.
- 8. If Vcc≤ 1.0 Volt, the voltage difference between Vpp and Vcc should not exceed 10.0 Volts. Also, the Am28F010 has a Vpp rise time and fall time specification of 500 ns minimum.

2-140 Am28F010

READ ONLY MODE

 $V_{PP} < V_{CC} + 2 V$

Command Register Inactive

Read

The Am28F010 functions as a read only memory when VPP < Vcc + 2 V. The Am28F010 has two control functions. Both must be satisfied in order to output data. $\overline{\text{CE}}$ controls power to the device. This pin should be used for specific device selection. $\overline{\text{OE}}$ controls the device outputs and should be used to gate data to the output pins if a device is selected.

Address access time t_{ACC} is equal to the delay from stable addresses to valid output data. The chip enable access time t_{CE} is the delay from stable addresses and stable $\overline{\text{CE}}$ to valid data at the output pins. The output enable access time is the delay from the falling edge of $\overline{\text{OE}}$ to valid data at the output pins (assuming the addresses have been stable at least t_{ACC}—t_{OE}).

Standby Mode

The Am28F010 has two standby modes. The CMOS standby mode ($\overline{\text{CE}}$ input held at V_{CC} \pm 0.5 V), consumes less than 100 μ A of current. TTL standby mode ($\overline{\text{CE}}$ is held at V_{IH}) reduces the current requirements to less than 1mA. When in the standby mode the outputs are in a high impedance state, independent of the $\overline{\text{OE}}$ input.

If the device is deselected during erasure, programming, or program/erase verification, the device will draw active current until the operation is terminated.

Output Disable

Output from the device is disabled when $\overline{\text{OE}}$ is at a logic high level. When disabled, output pins are in a high impedance state.

Auto Select

Flash memories can be programmed in-system or in a standard PROM programmer. The device may be soldered to the circuit board upon receipt of shipment and programmed in-system. Alternatively, the device may initially be programmed in a PROM programmer prior to soldering the device to the board.

The Auto select mode allows the reading out of a binary code from the device that will identify its manufacturer and type. This mode is intended for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the device.

Programming In A PROM Programmer

To activate this mode, the programming equipment must force $V_{\rm ID}$ (11.5 V to 13.0 V) on address A9. Two identifier bytes may then be sequenced from the device outputs by toggling address A_0 from $V_{\rm IL}$ to $V_{\rm IH}$. All other address lines must be held at $V_{\rm IL}$, and $V_{\rm PP}$ must be less than or equal to $V_{\rm CC} + 2.0$ V while using this Auto select mode. Byte 0 (A0 = $V_{\rm IL}$) represents the manufacturer code and byte 1 (A0 = $V_{\rm IH}$) the device identifier code. For the Am28F010 these two bytes are given in the table below. All identifiers for manufacturer and device codes will exhibit odd parity with the MSB (DQ7) defined as the parity bit.

(Refer to the AUTO SELECT paragraph in the ERASE, PROGRAM, and READ MODE section for programming the Flash memory device in-system).

Table 2. Am28F010 Auto Select Code

Туре	A 0	Code (HEX)	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
Manufacturer Code	VIL	01	0	0	0	0	0	0	0	1
Device Code	Viн	A7	1	0	1	0	0	1	1	1



ERASE, PROGRAM, AND READ MODE $V_{PP} = 12.0 \text{ V} \pm 5\%$

Command Register Active

Write Operations

High voltage must be applied to the VPP pin in order to activate the command register. Data written to the register serves as input to the internal state machine. The output of the state machine determines the operational function of the device.

The command register does not occupy an addressable memory location. The register is a latch that stores the command, along with the address and data information needed to execute the command. The register is written by bringing \overline{WE} and \overline{CE} to V_{IL} , while \overline{OE} is at V_{IH} . Addresses are latched on the falling edge of \overline{WE} , while data is latched on the rising edge of the \overline{WE} pulse. Standard microprocessor write timings are used.

The device requires the \overline{OE} pin to be V_{IH} for write operations. This condition eliminates the possibility for bus contention during programming operations. In order to write, \overline{OE} must be V_{IH}, and \overline{CE} and \overline{WE} must be V_{IL}. If any pin is not in the correct state a write command will not be executed.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

Command Definitions

The contents of the command register default to 00H (Read Mode) in the absence of high voltage applied to the VPP pin. The device operates as a read only memory. High voltage on the VPP pin enables the command register. Device operations are selected by writing specific data codes into the command register. Table 3 defines these register commands.

Read Command

Memory contents can be accessed via the read command when Ver is high. To read from the device, write 00H into the command register. Standard microprocessor read cycles access data from the memory. The device will remain in the read mode until the command register contents are altered.

The command register defaults to 00H (read mode) upon VPP power-up. The 00H (Read Mode) register default helps ensure that inadvertent alteration of the memory contents does not occur during the VPP power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

Table 3. Am28F010 Command Definitions

	First Bus Cy	cle	Second Bus	Cycle				
Command	Operation (Note 1)	Address (Note 2)	Data (Note 3)	Operation (Note 1)	Address (Note 2)	Data (Note 3)		
Read Memory (Note 6)	Write	×	00H/FFH	Read	RA	RD		
Read Auto select	Write	×	80H or 90H	Read	00H/01H	01H/A7H		
Erase Set-up/EraseWrite (Note 4)	Write	х	20H	Write	×	20H		
Erase-Verify (Note 4)	Write	EA	AOH	Read	Х	EVD		
Program Set-up/ Program (Note 5)	Write	×	40H	Write	PA	PD		
Program-Verify (Note 5)	Write	X	COH	Read	Х	PVD		
Reset (Note 6)	Write	х	FFH	Write	X	FFH		

Notes:

2-142

- 1. Bus operations are defined in Table 1.
- 2. RA = Address of the memory location to be read.
 - EA = Address of the memory location to be read during erase-verify.
 - PA = Address of the memory location to be programmed.
 - X = Don't care.
 - Addresses are latched on the falling edge of the WE pulse.
- 3. RD = Data read from location RA during read operation.
 - EVD = Data read from location EA during erase-verify.
 - PD = Data to be programmed at location PA. Data latched on the rising edge of \overline{WE} .
 - PVD = Data read from location PA during program-verify. PA is latched on the Program command.
- 4. Figure 1 illustrates the Flasherase Electrical Erase Algorithm.
- 5. Figure 3 illustrates the Flashrite Programming Algorithm.
- 6. Please reference Reset Command section.

Am28F010

■ 0257528 0033971 349 **■**

FLASH MEMORY PROGRAM/ERASE OPERATIONS

AMD's Flasherase and Flashrite Algorithms

Flasherase Erase Sequence Erase Set-Up/Erase Commands Erase Set-Up

Erase Set-up is the first of a two-cycle erase command. It is a command-only operation that stages the device for bulk chip erase. The array contents are not altered with this command. 20H is written to the command register in order to perform the Erase Set-up operation.

Erase

The second two-cycle erase command initiates the bulk erase operation. You must write the Erase command (20H) again to the register. The erase operation begins with the rising edge of the $\overline{\text{WE}}$ pulse. The erase operation must be terminated by writing a new command (Erase-verify) to the register.

This two step sequence of the Set-up and Erase commands helps to ensure that memory contents are not accidentally erased. Also, chip erasure can only occur when high voltage is applied to the V_{pp} pin and all control pins are in their proper state. In absence of this high voltage, memory contents cannot be altered. Refer to AC Erase Characteristics and Waveforms for specific timing parameters.

Note: The Flash memory device must be fully programmed to 00H data prior to erasure. This equalizes the charge on all memory cells ensuring reliable erasure.

Erase-Verify Command

The erase operation erases all bytes of the array in parallel. After the erase operation, all bytes must be sequentially verified. The Erase-verify operation is initiated by writing A0H to the register. The byte address to be verified must be supplied with the command. Addresses are latched on the falling edge of the $\overline{\rm WE}$ pulse or $\overline{\rm CE}$ pulse, whichever occurs later. The rising edge of the $\overline{\rm WE}$ pulse terminates the erase operation.

Margin Verify

During the Erase-verify operation, the Am28F010 applies an internally generated margin voltage to the addressed byte. Reading FFH from the addressed byte indicates that all bits in the byte are properly erased.

Verify Next Address

You must write the Erase-verify command with the appropriate address to the register prior to verification of each address. Each new address is latched on the falling edge of WE or CE pulse, whichever occurs later. The process continues for each byte in the memory array until a byte does not return FFH data or all the bytes in the array are accessed and verified.

If an address is not verified to FFH data, the entire chip is erased again (refer to Erase Set-up/Erase). Erase verification then resumes at the address that failed to verify. Erase is complete when all bytes in the array have been verified. The device is now ready to be programmed. At this point, the verification operation is terminated by writing a valid command (e.g. Program set-up) to the command register. Figure 1 and Table 4, the Flasherase electrical erase algorithm, illustrate how commands and bus operations are combined to perform electrical erasure. Refer to AC Erase Characteristics and Waveforms for specific timing parameters.

Am28F010






Figure 1. Flasherase Electrical Erase Algorithm

2-144 Am28F010

■ 0257528 0033973 111 **■**



Flasherase Electrical Erase Algorithm

This Flash memory device erases the entire array in parallel. The erase time depends on V_{PP}, temperature, and number of erase/program cycles on the device. In general, reprogramming time increases as the number of erase/program cycles increases.

The Flasherase electrical erase algorithm employs an interactive closed loop flow to simultaneously erase all bits in the array. Erasure begins with a read of the memory contents. The Am28F010 is erased when shipped from the factory. Reading FFH data from the device would immediately be followed by executing the Flashrite programming algorithm with the appropriate data pattern.

Should the device be currently programmed, data other than FFH will be returned from address locations. Follow the Flasherase algorithm. Uniform and reliable erasure is ensured by first programming all bits in the

device to their charged state (Data = 00H). This is accomplished using the Flashrite Programming algorithm. Erasure then continues with an initial erase operation. Erase verification (Data = FFH) begins at address 0000H and continues through the array to the last address, or until data other than FFH is encountered. If a byte fails to verify, the device is erased again. With each erase operation, an increasing number of bytes verify to the erased state. Typically, devices are erased in less than 100 pulses (one second). Erase efficiency may be improved by storing the address of the last byte that fails to verify in a register. Following the next erase operation, verification may start at the stored address location. A total of 1000 erase pulses are allowed per reprogram cycle, which corresponds to approximately 10 seconds of cumulative erase time. The entire sequence of erase and byte verification is performed with high voltage applied to the VPP pin. Figure 1 illustrates the electrical erase algorithm.

Table 4. Flasherase Electrical Erase Algorithm

Bus Operations	Command	Comments
		Entire memory must = 00H before erasure (Note 3) Note: Use Flashrite programming algorithm (Figure 3) for programming.
Standby		Wait for VPP ramp to VPPH (Note 1) Initialize: Addresses PLSCNT (Pulse count)
Write	Erase Set-Up	Data = 20H
Write	Erase	Data = 20H
Standby		Duration of Erase Operation (twнwн2)
Write	Erase-Verify (Note 2)	Address = Byte to Verify Data = A0H Stops Erase Operation
Standby		Write Recovery Time before Read = 6 μs
Read		Read byte to verify erasure
Standby		Compare output to FFH Increment pulse count
Write	Reset	Data = FFH, reset the register for read operations.
Standby		Wait for VPP ramp to VPPL (Note 1)

Notes:

- See AC and DC Characteristics for values of VPP parameters. The VPP power supply can be hard-wired to the device or switchable. When VPP is switched, VPPL may be ground, no connect with a resistor tied to ground, or less than Vcc + 2.0 V.
- Erase Verify is performed only after chip erasure. A final read compare may be performed (optional) after the register is written with the read command.
- 3. The erase algorithm Must Be Followed to ensure proper and reliable operation of the device.

Am28F010






Figure 2. AC Waveforms For Erase Operations

Analysis of Erase Timing Waveform

Note: This analysis does not include the requirement to program the entire array to 00H data prior to erasure. Refer to the Flashrite Programming algorithm.

Erase Set-Up/Erase

This analysis illustrates the use of two-cycle erase commands (section A and B). The first erase command (20H) is a set-up command and does not affect the array data (section A). The second erase command (20H) initiates the erase operation (section B) on the rising edge of this WE pulse. All bytes of the memory array are erased in parallel. No address information is required.

The erase pulse occurs in section C.

Time-Out

A software timing routine (10 ms duration) must be initiated on the rising edge of the $\overline{\text{WE}}$ pulse of section B.

Note: An integrated stop timer prevents any possibility of overerasure by limiting each time-out period of 10 ms.

Erase-Verify

Upon completion of the erase software timing routine, the microprocessor must write the Erase-verify command (AOH). This command terminates the erase operation on the rising edge of the WE pulse (section D). The Erase-verify command also stages the device for data verification (section F).

After each erase operation each byte must be verified. The byte address to be verified must be supplied with the Erase-verify command (section D). Addresses are latched on the falling edge of the \overline{WE} pulse.

Another software timing routine (6 µs duration) must be executed to allow for generation of internal voltages for margin checking and read operation (section E).

During Erase-verification (section F) each address that returns FFH data is successfully erased. Each address of the array is sequentially verified in this manner by repeating sections D thru F until the entire array is verified or an address fails to verify. Should an address

2-146 Am28F010

0257528 0033975 T94 **1**

location fail to verify to FFH data, erase the device again. Repeat sections A thru F. Resume verification (section D) with the failed address.

Each data change sequence allows the device to use up to 1,000 erase pulses to completely erase. Typically 100 erase pulses are required.

Note: All address locations must be programmed to 00H prior to erase. This equalizes the charge on all memory cells and ensures reliable erasure.

Flashrite Programming Sequence Program Set-Up/Program Command Program Set-Up

The Am28F010 is programmed byte by byte. Bytes may be programmed sequentially or at random. Program Set-up is the first of a two-cycle program command. It stages the device for byte programming. The Program Set-up operation is performed by writing 40H to the command register.

Program

Only after the program set-up operation is completed will the next WE pulse initiate the active programming operation. The appropriate address and data for programming must be available on the second WE pulse. Addresses and data are internally latched on the falling and rising edge of the WE pulse respectively. The rising edge of WE also begins the programming operation. You must write the Program-verify command to terminate the programming operation. This two step sequence of the Set-up and Program commands helps to ensure that memory contents are not accidentally written. Also, programming can only occur when high voltage is applied to the VPP pin and all control pins are in their proper state. In absence of this high voltage, memory contents cannot be programmed.

Refer to AC Characteristics and Waveforms for specific timing parameters.

Program Verify Command

Following each programming operation, the byte just programmed must be verified.

Write C0H into the command register in order to initiate the Program-verify operation. The rising edge of this WE pulse terminates the programming operation. The Program-verify operation stages the device for verification of the last byte programmed. Addresses were previously latched. No new information is required.

Margin Verify

During the Program-verify operation, the Am28F010 applies an internally generated margin voltage to the addressed byte. A normal microprocessor read cycle outputs the data. A successful comparison between the programmed byte and the true data indicates that the byte was successfully programmed. The original programmed data should be stored for comparison. Programming then proceeds to the next desired byte location. Should the byte fail to verify, reprogram (refer to Program Set-up/Program). Figure 3 and Table 5 indicate how instructions are combined with the bus operations to perform byte programming. Refer to AC Programming Characteristics and Waveforms for specific timing parameters.

Flashrite Programming Algorithm

The Am28F010 Flashrite Programming algorithm employs an interactive closed loop flow to program data byte by byte. Bytes may be programmed sequentially or at random. The Flashrite Programming algorithm uses 10 µs programming pulses. Each operation is followed by a byte verification to determine when the addressed byte has been successfully programmed. The program algorithm allows for up to 25 programming operations per byte per reprogramming cycle. Most bytes verify after the first or second pulse. The entire sequence of programming and byte verification is performed with high voltage applied to the VPP pin. Figure 3 and Table 5 illustrate the programming algorithm.

Am28F010






Figure 3. Flashrite Programming Algorithm


Table 5. Flashrite Programming Algorithm

Bus Operations	Command	Comments
Standby		Wait for Vpp ramp to Vppн (Note 1) Initialize pulse counter
Write	Program Set-Up	Data = 40H
Write	Program	Valid Address/Data
Standby		Duration of Programming Operation (twhwh1)
Write	Program-Verify (2)	Data = C0H Stops Program Operation
Standby		Write Recovery Time before Read = 6 μs
Read		Read byte to verify programming
Standby		Compare data output to data expected
Write ·	Reset	Data = FFH, resets the register for read operations.
Standby		Wait for VPP ramp to VPPL (Note 1)

Notes:

- See AC and DC Characteristics for values of VPP parameters. The VPP power supply can be hard-wired to the device or switchable. When VPP is switched, VPPL may be ground, no connect with a resistor tied to ground, or less than Vcc + 2.0 V.
- Program Verify is performed only after byte programming. A final read/compare may be performed (optional) after the register is written with the read command.

2-148 Am28F010 D257528 DD33977 867



	A	В ,	c	D	E	F	G
Bus Cycle	Write	Write	Time-out	Write	Time-out	Read	Standby
Command	40H	Program Address, Program Data	N/A	C0H (Stops Program)	N/A	Compare Data	N/A
Function	Program Set-up	Program Command Latch Address & Data	Program (10 μs)	Program Verify	Transition (6 μs)	Program Verification	Proceed per Programming Algorithm

Figure 4. AC Waveforms for Programming Operations

Analysis of Program Timing Waveforms Program Set-Up/Program

Two-cycle write commands are required for program operations (section A and B). The first program command (40H) is a set-up command and does not affect the array data (section A). The second program command latches address and data required for programming on the falling and rising edge of WE respectively (section B). The rising edge of this WE pulse (section B) also initiates the programming pulse. The device is programmed on a byte by byte basis either sequentially or randomly.

The program pulse occurs in section C.

Time-Out

A software timing routine (10 μ s duration) must be initiated on the rising edge of the \overline{WE} pulse of section B.

Note: An integrated stop timer prevents any possibility of overprogramming by limiting each time-out period of 10 μs.

Program-Verify

Upon completion of the program timing routine, the microprocessor must write the program-verify command (COH). This command terminates the programming operation on the rising edge of the WE pulse (section D). The program-verify command also stages the device for data verification (section F). Another software timing routine (6 µs duration) must be executed to allow for generation of internal voltages for margin checking and read operations (section E).

During program-verification (section F) each byte just programmed is read to compare array data with original program data. When successfully verified, the next desired address is programmed. Should a byte fail to verify, reprogram the byte (repeat section A thru F). Each data change sequence allows the device to use up to 25 program pulses per byte. Typically, bytes are verified within one or two pulses.

Am28F010

2-149

■ 0257528 00**33978 7**T3 ■



Algorithm Timing Delays

There are four different timing delays associated with the Flasherase and Flashrite algorithms:

- The first delay is associated with the V_{PP} rise-time when V_{PP} first turns on. The capacitors on the V_{PP} bus cause an RC ramp. After switching on the V_{PP}, the delay required is proportional to the number of devices being erased and the 0.1 μF/device. V_{PP} must reach its final value 100 ns before commands are executed.
- 2. The second delay time is the erase time pulse width (10 ms). A software timing routine should be run by the local microprocessor to time out the delay. The erase operation must be terminated at the conclusion of the timing routine or prior to executing any system interrupts that may occur during the erase operation. To ensure proper device operation, write the Erase-verify operation after each pulse.
- 3. A third delay time is required for each programming pulse width (10 µs). The programming algorithm is interactive and verifies each byte after a program pulse. The program operation must be terminated at the conclusion of the timing routine or prior to executing any system interrupts that may occur during the programming operation.
- 4. A fourth timing delay associated with both the Flasherase and Flashrite algorithms is the write recovery time (6 µs). During this time internal circuitry is changing voltage levels from the erase/ program level to those used for margin verify and read operations. An attempt to read the device during this period will result in possible false data (it may appear the device is not properly erased or programmed).

Note: Software timing routines should be written in machine language for each of the delays. Code written in machine language requires knowledge of the appropriate microprocessor clock speed in order to accurately time each delay.

Parallel Device Erasure

Many applications will use more than one Flash memory device. Total erase time may be minimized by implementing a parallel erase algorithm. Flash memories may erase at different rates. Therefore each device must be verified separately. When a device is completely erased and verified use a masking code to prevent further erasure. The other devices will continue to erase until verified. The masking code applied could be the read command (00H).

Power-Up/Power-Down Sequence

The Am28F010 powers-up in the Read only mode. Power supply sequencing is not required. Note that if $V_{CC} \le 1.0$ Volt, the voltage difference between V_{PP} and V_{CC} should not exceed 10.0 Volts. Also, the

Am28F010 has V_{PP} rise time and fall time specification of 500 ns minimum.

Reset Command

The Reset command initializes the Flash memory device to the Read mode. In addition, it also provides the user with a safe method to abort any device operation (including program or erase).

The Reset command must be written two consecutive times after the set-up Program command (40H). This will reset the device to the Read mode.

Following any other Flash command write the Reset command once to the device. This will safely abort any previous operation and initialize the device to the Read mode.

The set-up Program command (40H) is the only command that requires a two sequence reset cycle. The first Reset command is interpreted as program data. However, FFH data is considered null data during programming operations (memory cells are only programmed from a logical "1" to "0"). The second Reset command safely aborts the programming operation and resets the device to the Read mode.

Memory contents are not altered in any case.

This detailed information is for your reference. It may prove easier to always issue the Reset command two consecutive times. This eliminates the need to determine if you are in the set-up Program state or not.

Programming In-System

Flash memories can be programmed in-system or in a standard PROM programmer. The device may be soldered to the circuit board upon receipt of shipment and programmed in-system. Alternatively, the device may initially be programmed in a PROM programmer prior to soldering the device to the board.

Auto Select Command

AMD's Flash memories are designed for use in applications where the local CPU alters memory contents. Accordingly, manufacturer and device codes must be accessible while the device resides in the target system. PROM programmers typically access the signature codes by raising A9 to a high voltage. However, multiplexing high voltage onto address lines is not a generally desired system design practice.

The Am28F010 contains an Auto Select operation to supplement traditional PROM programming methodology. The operation is initiated by writing 80H or 90H into the command register. Following this command, a read cycle address 0000H retrieves the manufacturer code of 01H. A read cycle from address 0001H returns the device code A7H (see Table 2). To terminate the operation, it is necessary to write another valid command, such as Reset (FFH), into the register.

2-150

Am28F010

■ 0257528 0033979 63T **■**

ABSOLUTE MAXIMUM RATINGS

ADOCEOTE MAXIMOM TIATITIES
Storage Temperature Plastic Packages65°C to +125°C
Ambient Temperature with Power Applied55°C to + 125°C
Voltage with Respect To Ground
All pins except A9 and V _{PP} (Note 1) -2.0 V to +7.0 V
Vcc (Note 1)2.0 V to +7.0 V
A9 (Note 2)2.0 V to +14.0 V
V _{PP} (Note 2)
Output Short Circuit Current (Note 3) 200 mA

Notes:

- Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is V_{CC} + 0.5 V. During voltage transitions, input and I/O pins may overshoot to V_{CC} + 2.0 V for periods up to 20 ns.
- Minimum DC input voltage on A9 and V_{PP} pins is −0.5 V. During voltage transitions, A9 and V_{PP} may overshoot V_{SS} to −2.0 V for periods of up to 20 ns. Maximum DC input voltage on A9 and V_{PP} is +13.0 V which may overshoot to 14.0 V for periods up to 20 ns.
- No more than one output shorted to ground at a time. Duration of the short circuit should not be greater than one second.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES


Commercial (C) Devices Ambient Temperature (T _A) 0°C to +70°C
Industrial (I) Devices Ambient Temperature (T _A)40°C to +85°C
Extended (E) Devices Ambient Temperature (T _A)55°C to +125°C
Vcc Supply Voltages Vcc for Am28F010–X5 +4.75 V to +5.25 V
Vcc for Am28F010-XX0 +4.50 V to +5.50 V
VPP Voltages Read
Program, Erase, and Verify +11.4 V to +12.6 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

Am28F010






MAXIMUM OVERSHOOT Maximum Negative Input Overshoot




11559G-10

Maximum Positive Input Overshoot



11559G-11

Maximum V_{PP} Overshoot



11559G-12

2-152

Am28F010

■ 0257528 0033981 298 **■**



DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1-4)

DC CHARACTERISTICS—TTL/NMOS COMPATIBLE

Parameter : Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
lu	Input Leakage Current	Vcc = Vcc Max, Vin = Vcc or Vss			±1.0	μА
Iro	Output Leakage Current	Vcc = Vcc Max, Vout = Vcc or Vss			±1.0	μА
lccs	Vcc Standby Current	Vcc = Vcc Max CE = ViH		0.2	1.0	mA
lcc ₁	Vcc Active Read Current	Vcc = Vcc Max, CE = VIL, OE = VIH IOUT = 0 mA, at 6 MHz		20	30	mA
lcc2	Vcc Programming Current	CE = VIL Programming in Progress (Note 4)		20	30	mA
lcc3	Vcc Erase Current	CE = V _{IL} Erasure in Progress (Note 4)		20	30	mA
IPPS	VPP Standby Current	VPP = VPPL			±1.0	μА
IPP1	Vpp Read Current	VPP ≃ VPPH		70	200	А
	<u> </u>	VPP = VPPL			±1.0	μΑ
IPP2	VPP Programming Current	VPP = VPPH Programming in Progress (Note 4)		10	30	mA
lpp3	VPP Erase Current	V _{PP} = V _{PPH} Erasure in Progress (Note 4)		10	30	mA
VIL	Input Low Voltage		-0.5		0.8	٧
Viн	Input High Voltage		2.0		Vcc + 0.5	٧
Vol	Output Low Voltage	IOL = 5.8 mA Vcc = Vcc Min			0.45	٧
Vон1	Output High Voltage	I _{OH} = -2.5 mA V _{CC} = V _{CC} Min	2.4			٧
VID	A9 Auto Select Voltage	A9 = VID	11.5		13.0	٧
liD	A9 Auto Select Current	A9 = Vid Max Vcc = Vcc Max		5	50	μА
VPPL	VPP during Read-Only Operations	Note: Erase/Program are inhibited when Vpp = VppL	0.0		Vcc +2.0	٧
VPPH	VPP during Read/Write Operations		11.4		12.6	٧
VLKO	Low Vcc Lock-out Voltage		3.2	3.7		V

Notes:

- Caution: the Am28F010 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied. If V_{CC} ≤ 1.0 Volt,
 the voltage difference between V_{PP} and V_{CC} should not exceed 10.0 Volts. Also, the Am28F010 has a V_{PP} rise time and fall
 time specification of 500 ns minimum.
- 2. ICC1 is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 3. Maximum active power usage is the sum of Icc and IPP.
- 4. Not 100% tested.

Am28F010



DC CHARACTERISTICS—CMOS COMPATIBLE

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
lu	Input Leakage Current	Vcc = Vcc Max, Vin = Vcc or Vss			± 1.0	μА
lLO	Output Leakage Current	Vcc = Vcc Max, Vout = Vcc or Vss			± 1.0	μА
lccs	Vcc Standby Current	Vcc = Vcc Max CE = Vcc + 0.5 V		15	100	μА
loci	Vcc Active Read Current	Vcc = Vcc Max, CE = VIL, OE = VIH lout = 0 mA, at 6 MHz		20	30	mA
ICC2	Vcc Programming Current	CE = V _{IL} Programming in Progress (Note 4)		20	30	mA
Icc3	Vcc Erase Current	CE = V _{IL} Erasure in Progress (Note 4)		20	30	mA
IPPS	VPP Standby Current	VPP = VPPL			± 1.0	μΑ
IPP1	VPP Read Current	VPP = VPPH		70	200	μА
IPP2	Vpp Programming Current	VPP = VPPH Programming in Progress (Note 4)		10	30	mA
lPP3	Vpp Erase Current	VPP = VPPH Erasure in Progress (Note 4)		10	30	mA
VIL	Input Low Voltage		-0.5		0.8	V
ViH	Input High Voltage		0.7 Vcc		Vcc + 0.5	٧
Vol	Output Low Voltage	IoL = 5.8 mA Vcc = Vcc Min			0.45	٧
VOH1	Output High Voltage	Іон = −2.5 mA, Vcc = Vcc Min	0.85 Vcc			
VOH2		Іон = −100 μA, Vcc = Vcc Min	Vcc -0.4	:	,	٧
ViD	A9 Auto Select Voltage	A9 = V _{ID}	11.5		13.0	V
lio	A9 Auto Select Current	A9 = VID Max Vcc = Vcc Max		5	50	μА
VPPL	VPP during Read-Only Operations	Note: Erase/Program are inhibited when VPP = VPPL	0.0		Vcc + 2.0	٧
VРРH	VPP during Read/Write Operations		11.4		12.6	٧
Vuko	Low Vcc Lock-out Voltage		3.2	3.7		٧

Notes:

- Caution: the Am28F010 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied. If V_{CC} ≤ 1.0 Volt,
 the voltage difference between V_{PP} and V_{CC} should not exceed 10.0 Volts. Also, the Am28F010 has a V_{PP} rise time and fall
 time specification of 500 ns minimum.
- 2. Icc1 is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 3. Maximum active power usage is the sum of Icc and IPP.
- 4. Not 100% tested.

•	4	E A
		34

Am28F010

-- 0257528 0033983 060 **--**




Figure 5. Am28F010-Average I_{CC} Active vs. Frequency V_{CC} = 5.5 V, Addressing Pattern = Minmax Data Pattern = Checkerboard

Am28F010

2-155

■ 0257528 0033984 TT7 I



PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Conditions	Тур	Max	Unit
Cin	Input Capacitance	Vin = 0	8	10	pF
Соит	Output Capacitance	Vout = 0	8	12	pF
CIN2	VPP Input Capacitance	VPP = 0	8	12	рF

Notes:

- 1. Sampled, not 100% tested.
- 2. Test conditions TA = 25°C, f = 1.0 MHz

SWITCHING CHARACTERISTICS over operating range unless otherwise specified AC CHARACTERISTICS—Read Only Operation (Notes 1-4)

Parameter Symbols						Am28F010				
JEDEC	Standard	Parameter Description		-90 -95	-120 —	-150 —	-200 —	-250 —	Unit	
tavav	tric	Read Cycle Time (Note 4)	Min Max	90	120	150	200	250	ns	
tELQV	tce	Chip Enable Access Time	Min Max	90	120	150	200	250	ns	
tavov	tacc	Address Access Time	Min Max	90	120	150	200	250	ns	
tglav	toe	Output Enable Access Time	Min Max	35	50	55	55	55	ns	
tELQX	tLZ	Chip Enable to Output in Low Z (Note 4)	Min Max	0	0	0	0	0	ns	
tehoz	tor	Chip Disable to Output in High Z (Note 3)	Min Max	20	30	35	35	35	ns	
tGLQX	toLZ	Output Enable to Output in Low Z (Note 4)	Min Max	0	0	0	0	0	ns	
tghaz	tor	Output Disable to Output in High Z (Note 4)	Min Max	20	30	35	35	35	ns	
taxox	tон	Output Hold from first of Address, CE, or OE Change (Note 4)	Min Max	0	0	0	0	0	ns	
twhGL		Write Recovery Time before Read	Min Max	6	6	6	6	6	μs	
tvcs		Vcc Set-up Time to Valid Read (Note 4)	Min Max	50	50	50	50	50	μѕ	

Notes:

1. Output Load: 1 TTL gate and CL = 100 pF

Input Rise and Fall Times: < 10 ns Input Pulse levels: 0.45 V to 2.4 V

Timing Measurement Reference Level:

Inputs: 0.8 V and 2 V Outputs: 0.8 V and 2 V

2. The Am28F010-95 Output Load: 1 TTL gate and C_L = 100 pF Input Rise and Fall Times: < 10 ns Input Pulse levels: 0 V to 3 V

Timing Measurement Reference Level: 1.5 V inputs and outputs.

- 3. Guaranteed by design not tested.
- 4. Not 100% tested.

2-156

Am28F010

0257528 0033985 933 📟



AC CHARACTERISTICS—Write/Erase/Program Operations (Notes 1-6)

Parameter Symbols				Am28F010					
JEDEC	Standard	Parameter Description		-90 -95	-120 	-150 	-200 —	-250 —	Unit
tavav	twc	Write Cycle Time (Note 6)	Min Max	90	120	150	200	250	ns
tavwl	tas	Address Set-Up Time	Min Max	0	0	0	0	0	ns
twLax	tah	Address Hold Time	Min Max	45	50	60	75	75	ns
tovwh	tos	Data Set-Up Time	Min Max	45	50	50	50	50	ns
twnpx	tон	Data Hold Time	Min Max	10	10	10	10	10	ns
twngL	twn	Write Recovery Time before Read	Min Max	6	6	6	6	6	μs
tghwL		Read Recovery Time before Write	Min Max	0	0	0	0	0	με
tELWL	tcs	Chip Enable Set-Up Time	Min Max	0	0	0	0	0	ns
twheh	tсн	Chip Enable Hold Time	Min Max	0	0	0	0	0	ns
twLWH	twp	Write Pulse Width	Min Max	45	50	60	60	60	ns
twhwL	twph	Write Pulse Width HIGH	Min Max	20	20	20	20	20	ns
twhwh1		Duration of Programming Operation (Note 4)	Min Max	10	10	10	10	10	μs
twhwh2		Duration of Erase Operation (Note 4)	Min Max	9.5	9.5	9.5	9.5	9.5	ms
tvpel		VPP Set-Up Time to Chip Enable LOW (Note 6)	Min Max	100	100	100	100	100	ns
tvcs		Vcc Set-Up Time to Chip Enable LOW (Note 6)	Min Max	50	50	50	50	50	με
tvppn		Vpp Rise Time 90% Vppн (Note 6)	Min Max	500	500	500	500	500	ns
tvppf		VPP Fall Time 10% VPPL (Note 6)	Min Max	500	500	500	500	500	ns
tLKO		Vcc < VLKO to Reset (Note 6)	Min Max	100	100	100	100	100	ns


Notes:

- Read timing characteristics during read/write operations are the same as during read-only operations. Refer to AC Characteristics for Read Only operations.
- All devices except Am28F010-95. Input Rise and Fall times: < 10 ns; Input Pulse Levels: 0.45 V to 2.4 V Timing Measurement Reference Level: Inputs: 0.8 V and 2.0 V; Outputs: 0.8 V and 2.0 V
- Am28F010-95. Input Rise and Fall times: < 10 ns; Input Pulse Levels: 0.0 V to 3.0 V Timing Measurement Reference Level: Inputs and Outputs: 1.5 V
- Maximum pulse widths not required because the on-chip program/erase stop timer will terminate the pulse widths internally on the device.
- Chip-Enable Controlled Writes: Write operations are driven by the valid combination of Chip-Enable and Write-Enable. In systems where Chip-Enable defines the Write Pulse Width (within a longer Write-Enable timing waveform) all set-up, hold and inactive Write-Enable times should be measured relative to the Chip-Enable waveform.
- 6. Not 100% tested.

Am28F010



KEY TO SWITCHING WAVEFORMS



SWITCHING WAVEFORMS




Figure 6. AC Waveforms for Read Operations

2-158 Am28F010

■ 0257528 0033987 706

SWITCHING WAVEFORMS




Figure 7. AC Waveforms for Erase Operations

Am28F010 2-159

0257528 0033988 642 🖿

SWITCHING WAVEFORMS





Figure 8. AC Waveforms for Programming Operations

2-160 Am28F010

■ 0257528 0033989 589 **■**


SWITCHING TEST CIRCUIT




11559G-17

C_L = 100 pF including jig capacitance

SWITCHING TEST WAVEFORMS





All Devices Except Am28F010-95

AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are < 10 ns.

For Am28F010-95

AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are < 10 ns.

11559G-18

Am28F010

2-161

■ 0257528 0033990 2TO **■**



ERASE AND PROGRAMMING PERFORMANCE

		Limits					
Parameter	Min	Min Typ		Unit	Comments		
Chip Erase Time		1 (Note 1)	10 (Note 2)	sec	Excludes 00H programming prior to erasure		
Chip Programming Time		2 (Note 1)	12.5	sec	Excludes system-level overhead		
Write/Erase Cycles	10,000			Cycles			

Notes:

- 1. 25°C, 12 V VPP
- 2. The Flasherase/Flashrite algorithms allows for 60 second erase time for military temperature range operations.
- Maximum time specified is lower than worst case. Worst case is derived from the Flasherase/Flashrite pulse count (Flasherase = 1000 max and Flashrite = 25 max). Typical worst case for program and erase operations is significantly less than the actual device limit.

LATCHUP CHARACTERISTICS

	Min	Max
Input Voltage with respect to Vss on all pins except I/O pins		
(Including A9 and VPP)	−1.0 V	13.5 V
Input Voltage with respect to Vss on all pins I/O pins	-1.0 V	Vcc + 1.0 V
Current	-100 mA	+100 mA
Includes all pins except Vcc. Test conditions: Vcc = 5.0 V, one pin at a time.		·

DATA RETENTION

Parameter	Test Conditions	Min	Unit	
Minimum Pattern Data Retention Time	150°C	10	Years	
	125°C	20	Years	

2-162

Am28F010

-- 0257528 0033991 137 **--**



DATA SHEET REVISION SUMMARY FOR Am28F010

Distinctive Characteristics, General Description, Connection Diagrams, and Ordering Information

Deleted references to ceramic packages, these will no longer be available.

Pin Description

Added Output Enable high and Write Enable high definitions.

Basic Principles - Low Vcc Write Inhibit

Clarified relationship between Vcc and VLKO.

Table 1 - User Bus Operations

Added minimum rise time and fall time specifications to Note 7, Added Note 8,

Power-Up/Power-Down Sequence

Now includes power down requirements.

Table 4 - Flasherase Electrical Erase Algorithm

Note 1 – Changed to include AC characteristics.

Table 5 - Flashrite Programming Algorithm

Note 1 - Changed to include AC characteristics.

Absolute Maximum Ratings

Changed to reflect currently available packages; corrected errors in the notes.

DC Characteristics - TTL/NMOS and CMOS Compatible

Changed typical current for Icc1, Icc2, and Icc3 to 20 mA. Added 3.7 Volt typical specification to VLKO.

Note 1 - Added information to cautionary statement.

Am28F010

