

DS96172/DS96174 RS-485/RS-422 Quad Differential Line Drivers

General Description

The DS96172 and DS96174 are high speed guad differential line drivers designed to meet EIA Standard RS-485. The devices have TRI-STATE® outputs and are optimized for balanced multipoint data bus transmission at rates up to 10 Mbps. The drivers have wide positive and negative common mode range for multipoint applications in noisy environments. Positive and negative current-limiting is provided which protects the drivers from line fault conditions over a + 12V to -7.0V common mode range. A thermal shutdown feature is also provided and occurs at junction temperature of approximately 160°C. The DS96172 features an active high and active low Enable, common to all four drivers. The DS96174 features separate active high Enables for each driver pair. Compatible RS-485 receivers, transceivers, and repeaters are also offered to provide optimum bus performance. The respective device types are DS96173, DS96175, DS96176 AND DS96177.

Features

- Meets EIA Standard RS-485 and RS-422A
- Monotonic differential output switching
- Transmission rate to 10 Mbs
- TRI-STATE outputs
- Designed for multipoint bus transmission
- Common mode output voltage range: -7V to +12V
- Operates from single +5V supply
- Thermal shutdown protection
- DS96172/DS96174 are lead and function compatible with the SN75172/75174 or the AM26LS31/MC3487 respectively

Connection Diagrams


1A 1 16 V_C 1Y 2 15 4A 1Z 3 14 4Y E 4 13 4Z 2Z 5 12 Ē 2Y 6 11 3Z 2A 7 6 9 3A

16-Lead DIP

DS96172

Top View

16-Lead DIP DS96174



Top View

TL/F/9626-2

Order Number DS96172CJ or DS96174CJ See NS Package Number J16A Order Number DS96172CN or DS96174CN See NS Package Number N16A

TL/F/9626-1

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature Range
Ceramic DIP
Molded DIP
Operating Temperature Range
Ced Temperature

Ceramic DIP (soldering, 60 sec.) 300°C
Molded DIP (soldering, 10 sec.) 265°C
Supply Voltage 7V

Enable Input Voltage 5.5V

Maximum Power Dissipation* 25°C

J-Cavity Package 1.74W

N-Molded Package 1.98W

*Derate cavity package 14 mW/°C above 25°C; derate molded DIP package

Recommended Operating Conditions

Supply Voltage (V _{CC})	Min 4.75	Typ 5	Max 5.25	Units V
Common Mode Output Voltage (V _{OC})	-7		+ 12	V
Output Current HIGH (IOH)			-60	mΑ
Output Current LOW (IOL)			60	mA
Operating Temperature (TA)	0	25	70	°C

Electrical Characteristics

16 mW/°C above 25°C.

over recommended temperature and supply voltage ranges, unless otherwise specified (Notes 2 and 3)

Symbol	Parameter		Conditions	Min	Тур	Max	Units	
V _{IH}	Input Voltage HIGH			2			V	
V _{IL}	Input Voltage LOW					0.8	V	
V _{OH}	Output Voltage HIGH	$I_{OH} = -20$	D mA		3.1		V	
VOL	Output Voltage LOW	I _{OL} = 20 m	nA		0.8		V	
V _{IC}	Input Clamp Voltage	I ₁ = -18 n	nA			-1.5	V	
V _{OD1}	Differential Output Voltage	lo = 0 mA				6	V	
$ V_{OD2} $ Differential Output Voltage $R_L = 54\Omega$, Figure 1		Figure 1	1.5	2		٧		
		R _L = 100Ω	և, Figure 1	2	2.3		V	
Δ V _{OD}	Change in Magnitude of Differential Output Voltage (Note 4)	$R_L = 54\Omega$ or 100Ω , Figure 1				±0.2	v	
Voc	Common Mode Output Voltage (Note 5)	R _L = 54Ω, Figure 1			***	3	٧	
ΔIVocl	Change in Magnitude of Common Mode Output Voltage (Note 4)					±0.2	٧	
lo	Output Current with Power Off	$V_{CC} = 0V, V_{O} = -7.0V \text{ to } 12V$				±100	μА	
loz	High Impedance State Output Current	$V_0 = -7.0V \text{ to } 12V$			±50	±200	μА	
lн	Input Current HIGH	$V_1 = 2.7V$				20	μА	
lլլ	Input Current LOW	$V_1 = 0.5V$				-100	μА	
los	Short Circuit Output Current	$V_{O} = -7.0V$				-250		
(Note 6)		V _O = 0V				-150	_	
		V _O = V _{CC}				150	mA	
		V _O = 12V			-	250		
loc	Supply Current (All Drivers)	No Load	Outputs Enabled		50	70		
			Output Disabled		50	60	mΑ	

Switching Characteristics $V_{CC} = 5V$, $T_A = 25^{\circ}C$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{DD}	Differential Output Delay Time	$R_L = 60\Omega$, Figure 2		15	25	ns
t _{TD}	Differential Output Transition Time			15	25	ns
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	$R_L = 27\Omega$, Figure 3		12	20	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output			12	20	ns
t _{PZH}	Output Enable Time to High Level	R _L = 110Ω, Figure 4		30	45	пѕ
t _{PZL}	Output Enable Time to Low Level	R _L = 110Ω, <i>Figure 5</i>		30	45	пѕ
t _{PHZ}	Output Disable Time from High Level	$R_L = 110\Omega$, Figure 4		25	35	ns
t _{PLZ}	Output Disable Time from Low Level	$R_L = 110\Omega$, Figure 5		30	45	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the 0°C to +70°C range for the DS96172/DS96174. All typicals are given for $V_{CC} = 5V$ and $T_A = 25$ °C.

Note 3: All currents into the device pins are positive; all currents out of the device pins are negative. All voltages are referenced to ground unless otherwise specified.

Note 4: Δ $|V_{OD}|$ and Δ $|V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} respectively, that occur when the input is changed from a high level to a low level.

Note 5: In EIA Standards RS-422A and RS-485, V_{OC}, which is the average of the two output voltages with respect to ground, is called output offset voltage, V_{OS}.

Note 6: Only one output at a time should be shorted.

Parameter Measurement Information




FIGURE 1. Differential and Common Mode Output Voltage




FIGURE 2. Differential Output Delay and Transition Times

Parameter Measurement Information (Continued)





FIGURE 3. Propagation Delay Times



TL/F/9626-9
FIGURE 4. tpzH and tpHZ




FIGURE 5. tpZL and tpLZ

Note 1: The input pulse is supplied by a generator having the following characteristics: PRR = 1.0 MHz, duty cycle = 50%, $t_r \le 5.0$ ns, $t_f \le 5.0$ ns, $Z_O = 50\Omega$. Note 2: C_L includes probe and jig capacitance.

Note 3: DS96172 with active high and active low Enables is shown here. DS96174 has active high Enable only.

Note 4: To test the active low Enable \overline{E} of DS96172, ground E and apply an inverted waveform to \overline{E} . DS96174 has active high Enable only.

Function Tables

DS96172

Input	Enables		Outputs		
A	E	Ē	Y	z	
Н	Н	Х	н	L	
L	Н	X	L	Н	
\ н	Х	L	Н	L	
L	Х	L	L	н	
Х	L	Н	Z	Z	

D\$961	74
--------	----

Input	Enable	Out	puts
mpac	Litabio	Y	Z
Н	Н	Н	L
L	Н	L	н
Х	L Z		Z

H = High Level L = Low Level X = Immaterial Z = High Impedance (off)

Typical Application




FIGURE 6

Note: The line length should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.