



5V FLASH MODULE

PRELIMINARY *

FEATURES

- Access Times of 60, 70, 90 and 150nS
- 40 pin Ceramic DIP (Package 303)
- Organized as 128K x 16 and 256K x 16
- Sector Architecture
 - 8 equal size sectors of 16KBytes each per chip
 - Any combination of sectors can be concurrently erased.Also supports full chip erase
- 100,000 Erase/Program Cycles Minimum (0°C to 70°C)
- Data Retention, 10 Years at 125°C
- Commercial, Industrial and Military Temperature Ranges

- 5 Volt Programming; 5V $\pm 10\%$ Supply
- Low Power CMOS
- Embedded Erase and Program Algorithms
- TTL Compatible Inputs and CMOS Outputs
- Built in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Page Program Operation and Internal Program Control Time


* This data sheet describes a product under development, not fully characterized, and is subject to change without notice.

Note: Programming information available upon request.


FIG. 1 PIN CONFIGURATION AND BLOCK DIAGRAM**TOP VIEW**

CS2*/NC	1	40	Vcc
CS1	2	39	WE
I/O15	3	38	A16
I/O14	4	37	A15
I/O13	5	36	A14
I/O12	6	35	A13
I/O11	7	34	A12
I/O10	8	33	A11
I/O9	9	32	A10
I/O8	10	31	A9
GND	11	30	GND
I/O7	12	29	A8
I/O6	13	28	A7
I/O5	14	27	A6
I/O4	15	26	A5
I/O3	16	25	A4
I/O2	17	24	A3
I/O1	18	23	A2
I/O0	19	22	A1
OE	20	21	A0

* CS2 for 256Kx16 and NC for 128Kx16

**BLOCK DIAGRAM
FOR WF128K16-XCX5****PIN DESCRIPTION**

A0-16	Address Inputs
I/O0-15	Data Input/Output
CS1-2	Chip Selects
OE	Output Enable
WE	Write Enable
Vcc	+5.0V Power
GND	Ground

**BLOCK DIAGRAM
FOR WF256K16-XCX5****NOTE:**

1. CS1 and CS2 are used to select the lower and upper 128Kx16 of the device. CS1 and CS2 must not be enabled at the same time.

**ABSOLUTE MAXIMUM RATINGS (1)**

Parameter		Unit
Operating Temperature	-55 to +125	°C
Supply Voltage Range (Vcc)	-2.0 to +7.0	V
Signal voltage range (any pin except A9) (2)	-2.0 to +7.0	V
Storage Temperature Range	-65 to +150	°C
Lead Temperature (soldering, 10 seconds)	+300	°C
Data Retention Mil Temp	10 years	
Endurance (write/erase cycles) Mil Temp	10,000 cycles min.	
A9 Voltage for sector protect (Vid) (3)	-2.0 to +14.0	V

NOTES:

1. Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
2. Minimum DC voltage on input or I/O pins is -0.5V. During voltage transitions, inputs may overshoot Vss to -2.0 V for periods of up to 20nS. Maximum DC voltage on output and I/O pins is Vcc + 0.5V. During voltage transitions, outputs may overshoot to Vcc + 2.0 V for periods of up to 20nS.
3. Minimum DC input voltage on A9 pin is -0.5V. During voltage transitions, A9 may overshoot Vss to -2V for periods of up to 20nS. Maximum DC input voltage on A9 is +13.5V which may overshoot to 14.0 V for periods up to 20nS.

CAPACITANCE

(TA = 25°C)

Test	Symbol	Conditions	Max	Unit
\overline{OE} capacitance	CoE	VIN = 0 V, f = 1.0 MHz	50	pF
\overline{WE} capacitance	CWE	VIN = 0 V, f = 1.0 MHz	50	pF
\overline{CS} capacitance	Ccs	VIN = 0 V, f = 1.0 MHz	30	pF
I/O-7 capacitance	CIO	VIO = 0 V, f = 1.0 MHz	30	pF
Address capacitance	CAD	VIN = 0 V, f = 1.0 MHz	50	pF

This parameter is guaranteed by design but not tested.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	4.5	5.5	V
Input High Voltage	VIH	2.0	Vcc + 0.3	V
Input Low Voltage	VIL	-0.5	+0.8	V
Operating Temp. (Mil.)	TA	-55	+125	°C
Operating Temp. (Ind.)	TA	-40	+85	°C
A9 Voltage for Sector Protect	Vid	11.5	12.5	V

DC CHARACTERISTICS - CMOS COMPATIBLE

(Vcc = 5.0V, Vss = 0V, TA = -55°C to +125°C)

Parameter	Symbol	Conditions	128K x 16		256K x 16		Unit
			Min	Max	Min	Max	
Input Leakage Current	ILI	Vcc = 5.5, VIN = GND to Vcc		10		10	μA
Output Leakage Current	ILO	Vcc = 5.5, VIN = GND to Vcc		10		10	μA
Vcc Active Current for Read (1)	Icc1	$\overline{CS} = V_{IL}, \overline{OE} = V_{IH}$		70		80	mA
Vcc Active Current for Program or Erase (2)	Icc2	$\overline{CS} = V_{IL}, \overline{OE} = V_{IH}$		100		110	mA
Vcc Standby Current	Icc3	Vcc = 5.5, $\overline{CS} = V_{IH}$, f = 5MHz		6		8	mA
Output Low Voltage	Vol	IOL = 12.0 mA, Vcc = 4.5		0.45		0.45	V
Output High Voltage	VOH1	Ioh = -2.5 mA, Vcc = 4.5	0.85xVcc		0.85xVcc		V
Output High Voltage	VOH2	Ioh = -100 μA, Vcc = 4.5	Vcc - 0.4		Vcc - 0.4		V
Low Vcc Lock Out Voltage	VLKO		3.2		3.2		V

NOTES:

1. The Icc current listed includes both the DC operating current and the frequency dependent component (at 5 MHz). The frequency component typically is less than 2 mA/MHz, with OE at VIH.
2. Icc active while Embedded Algorithm (program or erase) is in progress.
3. DC test conditions: VIL = 0.3V, VIH = Vcc - 0.3V



PRINCIPLES OF OPERATION

The following principles of operation of the WF128K16-XCX5 and WF256K16-XCX5 are applicable to each 128K x 8 memory chip inside the MCM. Programming of the device is accomplished by executing the program command sequence. The program algorithm, which is an internal algorithm, automatically times the program pulse widths and verifies proper cell margin. Sectors can be programmed and verified in less than 0.3 seconds. Erase is accomplished by executing the erase command sequence. The erase algorithm, which is internal, automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin. The entire memory is typically erased and verified in three seconds (including pre-programming).

BUS OPERATIONS

READ

The device has two control functions, both of which must be logically active, to obtain data at the outputs. Chip-Select (\overline{CS}) is the power control and should be used for device selection. Output-Enable (\overline{OE}) is the output control and should be used to gate data to the output pins. Figure 3 illustrates read timing waveforms.

OUTPUT DISABLE

With Output-Enable at a logic-high level (V_{IH}), output from the device is disabled. Output pins are placed in a high impedance state.

STANDBY MODE

The device has two standby modes, a CMOS standby mode (\overline{CS} input held at $V_{CC} + 0.5V$), and a TTL standby mode (\overline{CS} is held V_{IH}). In the standby mode the outputs are in a high impedance state, independent of the \overline{OE} input.

If the device is deselected during erasure or programming, the device will draw active current until the operation is completed.

WRITE

Device erasure and programming are accomplished via the command register. The contents of the register serve as input to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy an addressable memory location. The register is a latch used to store the commands, along with address and data information needed to execute the command. The command register is written by bringing Write-Enable to a logic-low level (V_{IL}), while Chip-Select is low and \overline{OE} is at V_{IH} . Addresses are latched on the falling edge of the Write-Enable while data is latched on the rising edge of the \overline{WE} pulse. Standard microprocessor write timings are used. Refer to AC Program characteristics, Figures 4 and 7.

TABLE 1 - BUS OPERATIONS

Operation	\overline{CS}	\overline{OE}	\overline{WE}	A ₀	A ₁	A ₉	I/O
Read	L	L	H	A ₀	A ₁	A ₉	Dout
Standby	H	X	X	X	X	X	HIGH Z
Output Disable	L	H	H	X	X	X	HIGH Z
Write	L	H	L	A ₀	A ₁	A ₉	Din
Enable Sector Protect	L	V _{IO}	L	X	X	V _{IO}	X
Verify Sector Protect	L	L	H	L	H	V _{IO}	Code

**AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, \overline{WE} CONTROLLED**(V_{CC} = 5.0V, V_{SS} = 0V, T_A = -55°C to +125°C)

Parameter	Symbol		<u>-60</u>		<u>-70</u>		<u>-90</u>		<u>-120</u>		<u>-150</u>		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{AVAV}	t _{WC}	60		70		90		120		150		nS
Chip Select Setup Time	t _{ELWL}	t _{CS}	0		0		0		0		0		nS
Write Enable Pulse Width	t _{WLWH}	t _{WP}	30		35		45		50		50		nS
Address Setup Time	t _{AVWL}	t _{AS}	0		0		0		0		0		nS
Data Setup Time	t _{DVWH}	t _{DS}	30		30		45		50		50		nS
Data Hold Time	t _{WHDX}	t _{DH}	0		0		0		0		0		nS
Address Hold Time	t _{WLAX}	t _{AH}	45		45		45		50		50		nS
Chip Select Hold Time	t _{WHEH}	t _{CH}	0		0		0		0		0		nS
Write Enable Pulse Width High	t _{WHWL}	t _{WPH}	20		20		20		20		20		nS
Duration of Byte Programming Operation (min)	t _{WHWH1}		14		14		14		14		14		μS
Chip and Sector Erase Time	t _{WHWH2}		2.2	60	2.2	60	2.2	60	2.2	60	2.2	60	Sec
Read Recovery Time Before Write	t _{GHWL}		0		0		0		0		0		nS
V _{CC} Setup Time		t _{VCS}	50		50		50		50		50		μS
Chip Programming Time				12.5		12.5		12.5		12.5		12.5	Sec
Output Enable Setup Time		t _{OES}	0		0		0		0		0		nS
Output Enable Hold Time (1)		t _{OEH}	10		10		10		10		10		nS

1. For Toggle and Data Polling.

AC CHARACTERISTICS – READ ONLY OPERATIONS(V_{CC} = 5.0V, V_{SS} = 0V, T_A = -55°C to +125°C)

Parameter	Symbol		<u>-60</u>		<u>-70</u>		<u>-90</u>		<u>-120</u>		<u>-150</u>		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{AVAV}	t _{RC}	60		70		90		120		150		nS
Address Access Time	t _{AVQV}	t _{ACC}		60		70		90		120		150	nS
Chip Select Access Time	t _{ELQV}	t _{CE}		60		70		90		120		150	nS
\overline{OE} to Output Valid	t _{GLQV}	t _{OE}		30		35		40		50		55	nS
Chip Select to Output High Z (1)	t _{EHQZ}	t _{DF}		20		20		25		30		35	nS
\overline{OE} High to Output High Z (1)	t _{GHQZ}	t _{DF}		20		20		25		30		35	nS
Output Hold from Address, \overline{CS} or \overline{OE} Change, whichever is first	t _{AXQX}	t _{OH}	0		0		0		0		0		nS


1. Guaranteed by design, not tested.



AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, \overline{CS} CONTROLLED (V_{CC} = 5.0V, V_{SS} = 0V, T_A = -55°C to +125°C)

Parameter	Symbol		-60		-70		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{AVAV}	t _{WC}	60		70		90		120		150		nS
\overline{WE} Setup Time	t _{WLEL}	t _{WS}	0		0		0		0		0		nS
\overline{CS} Pulse Width	t _{ELEH}	t _{CP}	30		35		45		50		50		nS
Address Setup Time	t _{AVEL}	t _{AS}	0		0		0		0		0		nS
Data Setup Time	t _{DVEH}	t _{DS}	30		30		45		50		50		nS
Data Hold Time	t _{EHDX}	t _{DH}	0		0		0		0		0		nS
Address Hold Time	t _{ELAX}	t _{AH}	45		45		45		50		50		nS
\overline{WE} Hold from \overline{WE} High	t _{EHWH}	t _{WH}	0		0		0		0		0		nS
\overline{CS} Pulse Width High	t _{EHEL}	t _{CPH}	20		20		20		20		20		nS
Duration of Programming Operation	t _{WHWH1}		14		14		14		14		14		μS
Duration of Erase Operation	t _{WHWH2}		2.2	60	2.2	60	2.2	60	2.2	60	2.2	60	Sec
Read Recovery before Write	t _{GHEL}		0		0		0		0		0		nS
Chip Programming Time				12.5		12.5		12.5		12.5		12.5	Sec

FIG. 2
AC TEST CIRCUIT



AC TEST CONDITIONS


Parameter	Typ	Unit
Input Pulse Levels	$V_{IL} = 0, V_{IH} = 3.0$	V
Input Rise and Fall	5	nS
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V


NOTES:

V_Z is programmable from -2V to +7V.
 I_{OL} & I_{OH} programmable from 0 to 16mA.
 Tester Impedance $Z_0 = 75 \Omega$.
 V_Z is typically the midpoint of V_{OH} and V_{OL} .
 I_{OL} & I_{OH} are adjusted to simulate a typical resistive load circuit.
 ATE tester includes jig capacitance.



FIG. 3
AC WAVEFORMS FOR READ OPERATIONS




**FIG. 4****AC WAVEFORMS FOR WRITE/ERASE/PROGRAM OPERATIONS, \overline{WE} CONTROLLED****NOTES:**

1. PA is the address of the memory location to be programmed.
2. PD is the data to be programmed.
3. $\overline{D7}$ is the output of the complement of the data written (for each chip).
4. Dout is the output of the data written to the device.
5. Figure indicates last two bus cycles of four bus cycle sequence.



FIG. 5
AC WAVEFORMS CHIP/SECTOR ERASE OPERATIONS





NOTES:

1. SA is the sector address for Sector Erase.




FIG. 6
AC WAVEFORMS FOR DATA POLLING DURING
EMBEDDED ALGORITHM OPERATIONS



**FIG. 7****AC WAVEFORMS FOR WRITE/ERASE/PROGRAM OPERATIONS, \overline{CS} CONTROLLED****NOTES:**

1. PA represents the address of the memory location to be programmed.
2. PD represents the data to be programmed at byte address.
3. D7 is the output of the complement of the data written to the device (for each chip).
4. DOUT is the output of the data written to the device.
5. Figure indicates the last two bus cycles of a four bus cycle sequence.

**PACKAGE 303: 40 PIN, CERAMIC DIP, SINGLE CAVITY SIDE BRAZED**

ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

ORDERING INFORMATION