Am7985A

Advanced Micro Devices

FDDI ENDEC Data Separator (EDS)

DISTINCTIVE CHARACTERISTICS


- 100 Mbps, 125 MBaud serial input
- Clock recovery
- Meets ANSI X3T9.5 Jitter Requirements
- Selectable loopback modes
- Single +5-V supply

GENERAL DESCRIPTION

The Am7985A ENDEC Data Separator (EDS) recovers clock and data from an FDDI bit stream. Running from a single +5-V supply, this device needs only a clock

source (generally provided by an Am7984A ENDEC) to fulfill its role in the AMD SUPERNET chip set.

BLOCK DIAGRAM



NOTE:

The word "frame" is used in the SUPERNET data sheets to describe two different groups of information.

1) One group is passed over the network media and is structured as follows:

Frame	Start	Frame	Destination	Source		Frame	End	Frame	Ĺ
				Address	Information	Check Sequence	Delimiter	Status	ĺ
I Preamble	Delimiter	Control	Address	Mudiess	I IIIIOIIII alioig	Olleck Dequelice	Domino	010100	

2) The second is stored in buffer memory and is structured as follows:

A) Transmit frame

-		-		_	1	F	
		Frame	Destination	Source	l	Frame	
	Descriptor	Control	Address	Address	Information	Check Sequence	Pointer


B) Receive frame

						4
	Frame	Destination	Source		Frame	l
Descriptor	Control	Address	Address	Information	Check Sequence	l


TABLE OF CONTENTS

DISTINCTIVE CHARACTERISTICS	1
GENERAL DESCRIPTION	1
BLOCK DIAGRAM	1
CONNECTION DIAGRAM	4
LOGIC SYMBOL	5
ORDERING INFORMATION	6
Standard Products	6
PIN DESCRIPTION	7
Optical Receiver Interface	/
ENDEC Interface	7
Crystal Pins	7
Mode Select Pins	7
Power Supply	8
FUNCTIONAL DESCRIPTION	9
Overview of User Accessible Resources	9
Block Diagram Description	9
ABSOLUTE MAXIMUM RATINGS	12
OPERATING RANGES	12
DC CHARACTERISTICS	13
SWITCHING CHARACTERISTICS	14
SWITCHING WAVEFORMS	15
SWITCHING TEST CIRCUITS	16
SWITCHING TEST WAVEFORMS	16 17
PHYSICAL DIMENSIONS	17





LOGIC SYMBOL



V_{cc} = Power (3) GND = Ground (3)

09733-003C


Am7985A

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number a. Device Number (Valid Combination) is formed by a combination of:

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations					
AM7985A	JC, JCB				

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

Am7985A 6-6

PIN DESCRIPTION

Optical Receiver Interface

RX. RY

Receive+, Receive- (Differential Pseudo-ECL Inputs)

RX and RY are differential 100K pseudo-ECL signals coming from the fiber optic receiver. They represent the serial data sent by the upstream node. These signals are referenced to +5 volts. If RY is grounded, then RX will become a single-ended 100K pseudo-ECL input.

ENDEC Interface

The following section describes the pins which connect to the Am7984A ENDEC.

CRX, CRX

Clock Receive+, Clock Receive- (Differential CML/ECL Output)

The bit rate clock, derived from the received serial data (RX, RY, or RLTX, RLTY), is sent to the ENDEC using CRX, $\overline{\text{CRX}}$.

CTX, CTX

Clock Transmit+, Clock Transmit- (Differential Pseudo-ECL Output)

CTX, $\overline{\text{CTX}}$ are differential output signals from the EDS and are used as the transmit bit clock for the ENDEC when it is in Test Mode. They are synchronous to either EBCLK or the internal crystal oscillator output depending on the state of the MSEL2 pin. When MSEL2 is floating, CTX is synchronous to the crystal oscillator. When MSEL2 is connected to ground or V_{CC}, CTX is synchronous to EBCLK. When these signals are not used to drive CTX, $\overline{\text{CTX}}$ on the ENDEC, they should be terminated directly to V_{cc}.

EBCLK. EBCLK

ECL Byteclock+, ECL Byteclock- (Differential Pseudo-ECL Input)

EBCLK, EBCLK are differential signals from the ENDEC. They serve as the frequency reference for the Phase Locked Loop. EBCLK, EBCLK can also come from an external source. When EBCLK is grounded, EBCLK becomes single-ended 100K Pseudo ECL input.

LOOP

Loop (Pseudo-ECL Input; active HIGH)

The LOOP signal, when active, tells the 7985A to loop the transmit output from the Am7984A back into the Am7985A receive input for diagnostic purposes. In this mode, the retimed data and recovered clock correspond to the data received in RLTX and RLTY.

RLTX. RLTY

Receive Loop Transmit+ Receive Loop Transmit-(Pseudo-ECL Inputs)

RLTX and RLTY are differential signals coming from the Am7984A ENDEC and are used when the LOOP pin is active (HIGH). This input signal is in NRZI form; a transition occurs during every logic "1" in the encoded data; logic "0" is represented by a steady signal with no transition. RLTX and RLTY are synchronous with the transmit bit clock. If RLTY is grounded, RLTX becomes a single ended 100K Pseudo-ECL input.

SERDAT, SERDAT

Serial DATA+, Serial DATA- (Differential CML/ECL Output)

SERDAT, SERDAT represent the retimed receive data, synchronous to the falling edge of CRX. This is then sent to the ENDEC to be decoded.

ULC (Active LOW)

Use Local Clock (Single-Ended Pseudo-ECL Input)

ULC, when HIGH, causes the PLL in the EDS to track the received data, or when LOW causes the PLL in the EDS to track the local bit clock (CTX) divided by two. CRX and SERDAT are derived from the chosen signal.

Crystal Pins

XTAL₁, XTAL₂

Crystal1, Crystal2 (Inputs)

These two crystal inputs connect to a parallel mode oscillator which operates at the fundamental frequency of the crystal. Either the crystal oscillator output or the EBCLK, EBCLK differential input can be selected as the frequency reference for the Phase Locked Loop by appropriate selection of MSEL2 pin. When MSEL2 is floating, the crystal oscillator is used as the reference. If the crystal oscillator is not used, XTAL1 is grounded. XTAL1 may be used as a TTL clock source input by grounding pin XTAL2 and floating MSEL2.

Mode Select Pins

MSEL₁

Mode Select 1 (3-State Input)

The MSEL1 pin selects the data translation between the input and SERDAT, \overline{SERDAT} pins. When MSEL1 is connected to ground, the SERDAT, \overline{SERDAT} outputs are converted from NRZI to NRZ form. When MSEL1 is floating or connected to Vcc; the SERDAT and \overline{SERDAT} outputs are not converted (they remain in NRZI form). When MSEL1 is connected to Vcc, CTX, and

 $\overline{\text{CTX}}$ are off. In the normal mode of operation, this pin is floating.

MSEL₂

Mode Select 2 (3-State Input)

The MSEL2 pin selects the frequency reference for the PLL in the EDS. When MSEL2 is floating, the crystal oscillator is used as the reference. When MSEL2 is connected to ground or connected to V_∞, EBCLK is used as the reference. In the normal mode of operation, this pin is connected to ground.

MSEL₃ Mode Select 3 (3-State Input)

The MSEL₃ pin selects the frequency multiplication rate. When MSEL₃ is connected to ground, the frequency reference (either EBCLK or the internal crystal oscillator) is multiplied by ten to generate transmit bit rate clock (CTX). When MSEL₃ is floating, the frequency reference

is multiplied by five. When MSEL3 is connected to Vcc, the frequency reference is the same as that of the bit clock. In the normal mode of operation, this pin is connected to ground.

Power Supply GND₁, GND₂, and GND₃ Ground

GND₁ is for input/output circuits, GND_2 is for internal CML logic, and GND_3 is for the oscillator.

V_{CC1}, V_{CC2}, V_{CC3} Power Supply

These are +5-V nominal power supply pins. $V_{\infty 1}$ powers input/output circuits, $V_{\infty 2}$ powers internal CML logic, and $V_{\infty 3}$ powers the oscillator.

6–8 Am7985A

FUNCTIONAL DESCRIPTION

The ENDEC and EDS implement the Fiber Distributed Data Interface (FDDI) physical layer protocol standards as defined by ANSI X3T9.5. There are five major sections in the EDS They are: Mux1 Crystal Oscillator, Mux2, the PLL, and the data retimer.

Overview Of User Accessible Resources

- The EDS can output the retimed data in the form of NRZI (same format as RX, RY) or NRZ (transitions converted to "1" non transitions converted to "0".) form by the use of the MSEL₁ pin. When MSEL₁ is connected to ground, the output is in NRZ form. When MSEL₁ is floating or connected to V_{CC}, the output is in NRZI form.
- 2) The frequency reference for the PLL is selected to be either an external clock source (through the EBCLK, EBCLK pins) or the internal crystal oscillator by using the MSEL2 pin. When MSEL2 is floating, the crystal oscillator is chosen as the reference. When MSEL2 is connected to ground or Vcc, EBCLK is chosen as the reference.
- 3) The frequency multiplication factor for the PLL is chosen by programming the MSEL₃ pin. When MSEL₃ is connected to ground, the frequency reference is multiplied by 10 to generate the bit clock. When MSEL₃ is floating, the frequency reference is multiplied by five. When MSEL₃ is connected to Vcc, the frequency reference is the same rate as the bit clock. For normal operation, MSEL₃ should be connected to ground.

Block Diagram Description

Mux₁

MUX: selects either the RX, RY or the RLTX, RLTY signal-pairs as inputs to the PLL and the data retimer. When the LOOP pin is active (HIGH), the RLTX, RLTY inputs are chosen. When the LOOP pin is LOW, the RX, RY inputs are chosen.

Crystal Oscillator

The crystal oscillator generates the frequency reference for the PLL. The specifications for a suitable crystal are given in the global issues section of this data sheet. If

crystal oscillator is not used, the XTAL₁ pin should be grounded. XTAL₂ should be grounded if the XTAL₁ pin is driven by a TTL source.

Mur

Mux² is used to choose between the crystal oscillator output and the EBCLK, EBCLK inputs as the frequency reference for the PLL. The selection is made by the MSEL² pin. When MSEL² is floating, the crystal oscillator is used as the reference. When MSEL² is connected to ground or Vcc. EBLK is used as the reference.

PLL

The PLL block is used to recover the receive bit clock (CRX) from the received data stream. The frequency reference for the PLL is either the crystal oscillator output or EBCLK. The PLL block can also be used to generate the transmit bit clock (CTX) for use by an ENDEC (Am7984A) running in Test mode. CTX is synchronous with either the crystal oscillator or EBCLK depending on the state of the MSEL2 pin as described in MUX2. The PLL can recover CRX with input jitter up to ±3 nsec. The PLL synchronizes CRX with input data in less than 100 microseconds. In cases where the input data is not usable, as in the case of noise or quiet conditions, the Use Local Clock, (ULC) pin from the ENDEC is used to switch the frequency and phase reference for CRX from incoming data to XTAL1 or EBCLK. This is done to reduce the time to acquire phase lock when proper data appears on the inputs. The ULC signal comes from the ENDEC. When the ULC pin is held HIGH, the PLL tracks incoming data and generates CRX, MSEL3 determines the frequency multiplication factor for the PLL which generates CTX.

Data Retimer

The data retiming circuit retimes the received data (either RX, RY, or RLTX, RLTY) and aligns it with the negative edge of the recovered bit clock (CRX). The jitter component in the received input data is removed by the retiming. Encoding of the output signal can be chosen by the MSEL1 pin. When MSEL1 is connected to ground, the output is in NRZ form. When MSEL1 is floating or connected to Vcc, the output is in Non-Return to zero Invert on ones (NRZI) form.

Global Issues

Acquisition Time

Following are the global objectives for the ENDEC.

Maximum Jitter tolerance at the receive input: 5.87 nsec peak-to-peak as specified in the ANSI X3T9.5 PMD document with the individual components of jitter consisting of :

Duty Cycle Distortion — 1.4 ns (peak to peak)

Data Dependent Jitter - 2.2 ns (peak to peak)

Random Jitter — 2.27 ns peak to peak or 0.180

- 100 μs

ns RMS (for a bit error rate of 2.5 x 10⁻¹⁰)

2.5 x 10

Crystal Specifications

Following are the crystal specifications when a byte-rate reference is chosen for the PLL.

1)	Frequency (Fundamental)	12.5 MHz
2)	Resonant Mode	Parallel
3)	Load Capacitor (Correlation)	75 pF
4)	Operating Temperature range	0 to 70°C

5) Temperature Stability ± 25 parts per million

6) Drive Level (Correlation) 2 mW

7) Effective Series Resistance 25 ohms (Max) 8) Holder Type Low Profile

9) Aging for 10 years ± 10 ppm

6--10 Am7985A




Figure 1: ENDEC-EDS Interconnections in a Dual-attach Station

ABSOLUTE MAXIMUM RATINGS

Storage Temperature Ambient Temperature Under Bias	-65 to +150°C -55 to +125°C
Supply Voltage to Ground Potential Continuous	-0.5 to + 7.0 V
DC Voltage Applied to Outputs	−0.5 to Vcc Max.
DC Input Voltage DC Output Current DC Input Current	-0.5 to +5.5 V ±100 mA -30 to +5.0 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

6-12

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A) 0 to +70°C Supply Voltage (Vcc) +4.5 to +5.5 V

Extended Commercial (E) Devices

Case Temperature (Tc) -55 to +125°C Supply Voltage (Vcc) +4.5 to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Am7985A

DC CHARACTERISTICS over COMMERCIAL operating range unless otherwise specified

Parameter Symbol	Parameter Description		Test Conditions (Notes 1 & 5)		Max.	Unit		
CML/ECL OUTPUT PINS (SERDAT, SERDAT, CRX, CRX, CTX, CTX)								
Іон	Output HIGH Current	Vcc = Max. Voн = Vcc	R _L = 50Ω		100	μА		
lor	Output Low Current	Vcc = Min. Vol - 2.5 V (Note 7)	$R_L = 50\Omega$	4		mA		
ECL INPUT	T PINS (RX, RY, LOOP, ULC, E	BCLK, EBCLK, RLT)	X, RLTY)					
ViHS	Input HIGH Voltage	Vcc = Max. (Note	e 4)	(Vcc - 1.165)	(Vcc - 0.88)	V		
Vils	Input LOW Voltage	Vcc = Max. (Note	e 4)	(Vcc - 1.81)	(Vcc - 1.475)	V		
VDIFF	Differential Input Voltage (Pins RX and RY or pins RLTX and RLTY)	Vcc = Max.		0.2	1.1	٧		
Vicm	Input Common Mode Voltage (Pins RX and RY or pins RLTX and RLTY)	Note 3		3.05	Vcc - 1/2 V _{DIFF}	٧		
lır.	Input LOW Current	Vcc = Max., V _{IN} = Vcc - 1.81	v	0.5		μА		
li.	Input HIGH Current	Vcc = Max., Vin = Vcc - 0.88V	Vcc = Max., Vin = Vcc - 0.88V		220	μА		
POWER S	UPPLY PINS (Vcc1, Vcc2, Vcc3)							
lcc	Supply Current	Vcc 2 = Max Pit Vcc 3 = Max., Pit (Note 3)	n Vcc1 (I/O) n Vcc2 (CML) n Vcc3 (OSC) otal @ +125°C otal @ +25°C		200	mA mA mA mA		
			otal @ -55°C		200	mA		


SWITCHING CHARACTERISTICS over COMMERCIAL operating range (Note 2 and 6)

No.	Parameter Signal Name		Min.	Max.	Unit	
4	Clock Period	EBCLK.	EBCLK	80		ns
2	HIGH Pulse Width	EBCLK.	EBCLK	35		ns
3	LOW Pulse Width	EBCLK,	EBCLK	35		ns
3 4	Data Valid prior to CRX	SERDAT.	SERDAT	0.025 x T1		ns
5	Data Valid after CRX	SERDAT,	SERDAT	0.025 x T1		ns
	Transition Interval	RX.	RY	0.1 x T1		ns
6 7	Delay from RX, RY or	SERDAT,	SERDAT	$(0.1 \times T1) + 1$	(0.2 x T1) + 5	ns
8	RLTX, RLTY Delay from EBCLK or XTAL1	CTX,	CTX	1.5	(0.05 x T1) +1.5	ns

Notes:


- 1. For conditions shown as Min. or Max., use the appropriate value specified under operating ranges.
- All timing references are made with respect to the 50% point between V_{ox} and V_{ox} for ECL signals. ECL input rise and fall times
 must be 2 ns ± 0.2 ns between 20% and 80% points. V_{our} for these pins should not be above V_{cc}, or below +2.5V to assure
 proper operation. They are typically connected through a 50n resistor to V_{cc}.
- 3. Voltage applied to any of RX, RY, RLTX, RLTY pins must not be above V_{cc} or below +2.5V to assure proper operation.
- 4. Measured with device in test mode while monitoring output logic states.
- 5. Nominal input voltages are V_{cc} 0.9 V or V_{cc} 1.7V on ECL input pins.
- 6. All testing is done with T1 = 80ns.
- V_{our} for these pins should not be above V_{cc} or below +2.5 V to assure proper operation. They are typically connected through a 50Ω resistor to V_{cc}.

Key to Switching Waveforms



KS000010


SWITCHING WAVEFORMS



09733-005C

Clock & Data Timing

SWITCHING TEST CIRCUITS




A. CML/ECL Output Load

09733-006B

Notes:

- 1. C_L includes scope probe, wiring, and stray capacitances without device in test fixture.
- 2. AMD uses ATE load configurations and forcing functions. This figure is for reference only.

SWITCHING TEST WAVEFORMS




09733-007C

ECL Input Waveform

6–16 Am7985A

PHYSICAL DIMENSIONS PL 044




Physical Dimensions

AMD 🗔

CGX145

145-Lead Pin Grid Array without Heat Sink

T-90-20




PID # 09691B

Physical Dimensions

AMD

PL 044


44-Pin Plastic Leaded Chip Carrier






PL 084

84-Pin Plastic Leaded Chip Carrier



Physical Dimensions


PQR168** 168-Pin Plastic Quad Flat Pack (Tape Pak)




AMD 🗖

PQJ168**

168-Pin Plastic Quad Flat Pack (Trimmed and Formed)





^{**}Measured in Millimeters