- Equivalent to JEDEC standard 8K x 8 monolithic EEPROM
- 8,192 x 8 CMOS EEPROM module complete with decoder and decoupling capacitor
- Fast access times
 - Military: 85ns (max.)
 - Commercial: 70ns (max.)
- · On-chip timer
 - Automatic byte erase before write
 - Byte write 10ns max.
- DATA Polling—detection of write cycle completion
- Utilizes IDT78C16As—high-performance 16K EEPROMs
- Single 5V (±10%) power supply
- Data protection circuitry (Vcc lockout for Vcc < 3.8V)
- Provides data integrity on power up/power down
- Minimum endurance of 10,000 write cycles per byte
- Endurance failure rate < 0.1% per 1000 cycles
- Available in 28-pin, 600 mil DIP
- Military modules available with semiconductor components compliant to MIL-STD-883, Class B

DESCRIPTION:


The IDT78M64 is a 5 volt of 8K x 8 Electrically Erasable Programmable Read-Only Memory EEPROM) constructed on a co-fired ceramic substrate groun IDT78C16A (2K x 8) EEPROMs in leadless chip carbers. Functional equivalence to monolithic 64K EEPROMs in the result of the following substrated by utilization of an on-board decoder circuit that intervals as a characteristic selection of the four results as a FROMs.

The IDT78M64 of his and power standby mode. When CE goes HIGH, the cuit will comatically go to, and remain in, a standby mode at the standby mode, the modble standby mode, the modble standby mode, the modble standby mode, the modble standby mode as the standby mode (less than 20mW max.).

The pict of the IDT78M64 is equivalent to monolithic 64K EEPROMS. The set of ad access time allows zero wait state read cycles with high afformance microprocessors.

All ID. dule semiconductor components are manufactured in with the latest revision of MIL-STD-883, Class B, make them ideally suited to military temperature applications many the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES


DECEMBER 1987

© 1987 Integrated Device Technology, Inc.

12-22

DSC-8008/-

PIN CONFIGURATIONS



DEVICE OPERATIONAL MODE (1)

MODE PIN	CE	ŌĒ	WE	I/O ₀ - I/O ₇
Read	V _{IL}	V _{IL}	V _{IH}	DATA _{OUT} (O ₀ - O ₇)
Byte Write	V _{IL}	V _{IH}	V _{IL}	DATA _{IN} (I ₀ - I ₇)
Standby	ViH	Don't Care	Don't Care	High Z
147.44 (Don't Care	V _{IL}	Don't Care	High Z
Write Inhibit	Don't Care	Don't Care	V _{IH}	High Z

NOTE:

PIN NAMES

A ₀ - A ₁₂	Addresses
CE	Chip Enable
OE	Output Enable
WE	Write Enable
I/O ₀ - I/O ₇	Data Input ($I_0 - I_7$) during write; Data Output ($O_0 - O_7$) during read

All control inputs are TTL-compatible.

READ MODE

Chip Enable ($\overline{\text{CE}}$) and Output Enable ($\overline{\text{OE}}$) must be logically active in order for data to be available at the outputs. After a selected byte address is stable, $\overline{\text{CE}}$ is taken to a TTL LOW (enabling chip). The Write Enable ($\overline{\text{WE}}$) pin should remain deselected (TTL HIGH) during the entire read cycle. Data is gated from the device outputs by selecting the $\overline{\text{OE}}$ pin (TTL LOW).

WRITE MODE

The IDT78M64 is programmed electrically in-circuit and does not require any external latching, erasing or timing. Writing to the IDT78M64 is as easy as writing to a static RAM. When a write cycle is initiated the device automatically latches the address, data and control signals as it begins its write operation.

A write cycle is initiated when both \overline{CE} and \overline{WE} are LOW and \overline{OE} is HIGH. The IDT78M64 supports both a \overline{CE} and \overline{WE} controlled write cycle. All inputs, except for data, are latched on the falling edge of either \overline{CE} or \overline{WE} , whichever occurs last. Data is then latched in by the rising edge of either \overline{CE} or \overline{WE} , whichever occurred first. An automatic byte erase of the existing data at the addressed location is performed before the new data byte is written. Once initiated, a byte write operation will automatically proceed to completion within 10ms.

STANDBY MODE

The IDT78M64 features a standby mode which reduces the maximum active current from 250mA to 80mA for TTL levels and to 4mA for CMOS levels. With $\overline{\text{CE}} \geq \text{V}_{\text{IH}}$, all outputs are in the high impedance state.

DATA PROTECTION

Nonvolatile data is protected from inadvertent writes in the following manner:

Power Up/Down

On-chip circuitry provides protection against false write during $V_{\rm CC}$ power up/down. The IDT78M64 features an internal sensing circuit that disables the internal programming circuit if $V_{\rm CC} < 3.8V$. This prevents input signals at CE, WE and OE from triggering a write cycle during a $V_{\rm CC}$ power up/down event.

Noise Protection

The IDT78M64 will typically reject write pulses that are less than 15ns. This prevents the initiation of a write cycle by a noise occurrence.

Write Inhibit

Holding either OE LOW, WE HIGH or CE HIGH during a poweron and power-off will inhibit inadvertent writes.

DATA POLLING

The IDT78M64 has a maximum write cycle time of 10ms; a write will always be completed in less than the maximum cycle time. Write cycle completion is readily determined via a simple software routine ($\overline{\rm DATA}$ Polling) that performs a read operation while the device is in an automatic write mode. If a read command (addressed to the last byte written) is given while the IDT78M64 is still writing, the inverse of the most significant bit (I/O_7 pin) of the last byte written will be present. True data is not released until the write cycle is completed. Thus, a $\overline{\rm DATA}$ polling monitor of the output (or periodic read of the last written byte) for true data can be used to detect early completion of a write cycle.

ENDURANCE

IDT's EEPROM technology employs the industry accepted Fowler-Nordheim tunneling across a thin oxide. IDT78M64 EEPROM modules are designed and tested for applications requiring extended endurance.

The endurance failure mechanism associated with EEPROMs results from the charge trapping in the thin tunneling dielectric. This failure is a function of the number of write cycles that each byte in the part has experienced. Trapped charges accumulate slowly with each write cycle and eventually become large enough to prevent reliable writing to the cell. Since some bits may be more sensitive than others, an endurance failure is typically a single bit failure (i.e. a failure of a single bit to properly write or retain data).

To test for endurance, a sample of devices is written 10,000 times at every byte location and checked for data retention capability. IDT test screens ensure that shipped devices will write a minimum of 10,000 times (at every byte location) with a maximum failure rate of 1%. This means that up to 1% of a sample of devices will fail to write or retain data after being written to 10,000 times. Those devices that do fail typically have a single bit(s) that fails to retain data after being written.

For more detailed information please refer to the *IDT Reliability* Report on Endurance.

ABSOLUTE MAXIMUM RATINGS (1)

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
T _A	Operating Temperature	0 to +70	-55 to + 125	°C
T _{BIAS}	Temperature Under Bias	-55 to + 125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
l _{out}	DC Output Current	50	50	mA

NOTE:

ENDURANCE

PARAMETER	VALUE	UNIT
Minimum Endurance	10,000	Cycles/Byte

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

GRADE	AMBIENT TEMPERATURE	GND	V _{cc}
Military	-55°C to +125°C	٥V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{cc}	Supply Voltage	4.5	5.0	5.5	٧
V _{IH}	Input High Voltage	2.2	3.5	6.0	٧
V _{IL}	Input Low Voltage	-0.3	0.4	0.8	٧
V _{WI}	Write Inhibit	3.8	_	-	٧

CAPACITANCE ($T_A = +25^{\circ}\text{C}$, f = 1.0MHz, $V_{CC} = 5.0\text{V}$)

SYMBOL	PARAMETER(1)	CONDITIONS	TYP.	UNIT	
CIN	Input Capacitance	V _{IN} = 0V	28	pF	
C _{DUT}	Output Capacitance	$V_{OUT} = 0V$	33	pF	

NOTE:

DC ELECTRICAL CHARACTERISTICS

Following Conditions Apply Unless Otherwise Specified

 $T_{\Delta} = 0$ °C to +70 °C

 $V_{CC} = 5.0V \pm 10\%$ (Commercial)

 $T_A = -55$ °C to +125°C

 $V_{CC} = 5.0V \pm 10\%$ (Military)

 $V_{LC}\ =\ 0.2V$

 $V_{HC} = V_{CC} - 0.2V$

 $C_1 = 30pF$

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	MAX.	UNIT
Hul	Input Leakage Current	V _{CC} = Max., V _{IN} = GND to V _{CC}	_	15	μА
ll _{LO}	Output Leakage Current	$\overline{CE} = V_{IH} \text{ or } \overline{OE} = V_{IH}.$ $V_{I/O} = \text{GND to } V_{CC}$	-	15	μΑ
l _{CC1}	Operating Power Supply Current V _{CC} = Max., f = 0	CE = V _{IL} . I _{I/O} = 0mA	-	250	mA
lccz	Dynamic Operating Current V _{CC} = Max., f = f _{MAX}	$\overline{CE} = V_{IL}.$ $I_{I/O} = 0mA$	_	250	mA
I _{SB}	Standby Power Supply Current (TTL Level)	$\overline{CE} \ge V_{IH}$, $V_{CC} = Max.$, $I_{I/O} = 0mA$ $V_{IN} \ge V_{IH}$ or $0 \le V_{IN} \le V_{IL}$	_	80	mA
I _{SB1}	Full Standby Power Supply Current (CMOS Level)	$\overline{CE} \ge V_{HC}, V_{CC} = Max., I_{I/O} = 0mA$ $V_{IN} \ge V_{CC} -0.2V \text{ or } 0 \le V_{IN} \le 0.2V$	-	4.0	mA
V _{OL}	Output Low Voltage	V _{CC} = Min., I _{OL} = 8mA	_	0.4	V
V _{OH}	Output High Voltage	V _{CC} = Min., I _{OH} = -4mA	2.4	-	V

12

ACTEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

^{1.} This parameter is sampled and not 100% tested.

AC FLECTRICAL CHARACTERISTICS (V_{CC} = 5.0V ±10%, C_L = 30pF)

		MILITARY ONLY												
SYMBOL	PARAMETER	78M64 MIN.	85/100 MAX.	78M641 MIN.	20/150 MAX.	78M6 MIN.	4200 MAX.	78M6 MIN.	4250 MAX.	78M6 MIN.	4300 MAX.	78M6 MIN.	4350 MAX.	UNIT
READ CY	CLE													
t _{CE}	Chip Enable Access Time	_	85/100	<u> </u>	120/150	-	200		250_	-	300		350	ns
t _{AA}	Address Access Time		85/100	_	120/150	-	200	_	250	_	300		350	ns
toE	Output Enable to Output Valid		60/65	-	70		70		70_		70		70	ns
t _{CLZ}	Chip Enable to Output in Low Z	5	_	5		5	_	5		5	7	5	_	ns
t _{OLZ}	Output Enable to Output in Low Z	5		5	_	5		5		200	_	5		ns
t _{CHZ}	Chip Disable to Output in High Z	0	30	0	30	0	30	0_	30		30	0	30	ns
t _{OHZ}	Output Disable to Output in High Z	0	30	0	30	0	30	0		0	30	0	30	ns
t _{oH}	Output Hold from Address Change			5		5	-	5	-	5		5	_	ns

AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0V ±10%, C_L = 30pF)

		COMMERC												
SYMBOL	PARAMETER	78M6 MIN.	470 MAX.	78M6 MIN.	6485 MAX.	78M6 MIN.		78M6	E C.	78M6 MIN.	4150 MAX.	78M6 MIN.	4200 MAX.	UNIT
READ CY	CLE													
t _{CE}	Chip Enable Access Time	_	70	_	85		100		120		150		200	ns
t _{AA}	Address Access Time	_	70		85	4			120	_	150		200	ns
toE	Output Enable to Output Valid	_	50		60		Đ.		70		70		70	ns
t _{CLZ}	Chip Enable to Output in Low Z	5	-	5	_	5		5		5		5		ns
toLZ	Output Enable to Output in Low Z	5	-	5	/	5		5		5		5		ns
t _{CHZ}	Chip Disable to Output in High Z	0	20	0	2		20	0	20	0	20	0	20	ns
t _{OHZ}	Output Disable to Output in High Z	0	20	0		0	20	0	20	0	20	0	20	ns
t _{oH}	Output Hold from Address Change	5	_	5		5	_	5	_	5		5		ns


AC ELECTRICAL CHARACTERISTICS (Vcc. All Temperature Ranges; CL = 30pF)

SYMBOL	P AME	MIN.	MAX.	UNIT
WRITE CYCLE t _{AS} Address Set-up Time 5 - t _{AH} Address Hold Time 50 - t _{DS} Data Set-up Time 20 - t _{DH} Data Hold from Write Time 15 - t _{OES} Output Enable Set-up Time 5 - t _{OEH} Chip Enable Hold in Write-mine 15 - t _{CES} Chip Enable Set-up Time 0 - t _{CES} Chip Enable Set-up Time 0 - t _{CEB} Chip Enable Mold in Write Pulse 0 - t _{WP} Write Pulse 50 - t _{WB} Byte Write Yole - 10 t _{WB} DATA Willing to DATA Valid - 15 - t _{WH} Write Hold Time 15 - -				
tas	Address Set-up Time	5		ns
	Address Hold Time	50		ns
	Data Set-up Time	20		ns
	Data Hold from Write T	15		ns
	Output Enable Set-up The	5		ns
	Chip Enable Hold in Write-nme	15		ns
	Chip Enable S	0		ns
	Chip Enable old h	0		ns
	Write Pulse W	50		ns
		_	10	ms
		_	tos	
		15		ns
	End of Write Pulse to DATA Polling	15		ns
t _{WES}	Write Enable Set-up Time	0	_	ns
t _{weh}	Write Enable Hold Time	0		ns
t _{DV}	Data Valid Time	-	1	μs

NOTES:

- 1. Data must be valid within 1 μ s maximum and must remain valid if t_{WP} is longer than 1 μ s.
- 2. This parameter is guaranteed but not tested.


TIMING WAVEFORM OF READ CYCLE NO. 1(1)



NOTE:


1. WE is HIGH for Read Cycle.

TIMING WAVEFORM OF READ CYCLE NO. 2(1)




NOTE: 1. WE is HIGH; $\overline{CE} = V_{IL}$; $\overline{OE} = V_{IL}$

TIMING WAVEFORM OF READ CYCLE NO. 3(1)




NOTE: 1. \overline{WE} is HIGH; $\overline{OE} = V_{IL}$: address valid prior to or coincident with \overline{CE} transition LOW.


TIMING WAVEFORM OF WRITE CYCLE NO. 1, WE CONTROLLED



TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$ CONTROLLED



DATA POLLING



NOTE:

Most significant bit of the byte being written is inverted and available at I/O 7 if a Read command is issued. All other outputs are high impedance at this time. True data will not be released until the Write cycle is completed.

ORDERING INFORMATION

