

# bq4015/bq4015Y

# 512Kx8 Nonvolatile SRAM

### **Features**

- ➤ Data retention in the absence of power
- Automatic write-protection during power-up/power-down cycles
- ➤ Industry-standard 32-pin 512K x 8 pinout
- ➤ Conventional SRAM operation; unlimited write cycles
- ➤ 10-year minimum data retention in absence of power
- ➤ Battery internally isolated until power is applied
- ➤ Industrial temperature operation

## **General Description**

The CMOS bq4015 is a nonvolatile 4,194,304-bit static RAM organized as 524,288 words by 8 bits. The integral control circuitry and lithium energy source provide reliable nonvolatility coupled with the unlimited write cycles of standard SRAM.

The control circuitry constantly monitors the single 5V supply for an out-of-tolerance condition. When Vcc falls out of tolerance, the SRAM is unconditionally write-protected to prevent an inadvertent write operation.

At this time the integral energy source is switched on to sustain the memory until after Vcc returns valid.

The bq4015 uses extremely low standby current CMOS SRAMs, coupled with small lithium coin cells to provide nonvolatility without long write-cycle times and the write-cycle limitations associated with EEPROM.

The bq4015 requires no external circuitry and is compatible with the industry-standard 4Mb SRAM pinout.

### **Pin Connections**

<b>^</b> -4	,	32 D VCC
A <sub>16</sub> C	2	31 A A 16
		30 DA17
Au G Au G	4	29 DWE
A, C	5	28 🗆 A <sub>13</sub>
A d	6	27 A.
A <sub>B</sub> d	7	26 Ap
A d	8	25 An
	•	24 DE
l Azd	10	23 A A10
	11	22 D CE
1 A0 C	12	21 1007
∞ <sub>o</sub> d	13	20 DO:
00,1	14	19 DO.
DQ2G		18 004
	16	17 DQ3
	32-Pin DIP Mo	dule PH-10

### **Pin Names**

A0-A18 Address inputs

DQ0-DQ7 Data input/output

CE Chip enable input


Output enable input

WE Write enable input

Vcc +5 volt supply input

Vss Ground

## **Block Diagram**



### **Selection Guide**

Part Number	Maximum Access Time (ns)	Negative Supply Tolerance	Part Number	Maximum Access Time (ns)	Negative Supply Tolerance
bq4015MA -70	70	-5%	bq4015YMA -70	70	-10%
bq4015MA -85 bq4015MB -85	85	-5%	bq4015YMA -85 bq4015YMB -85	85	-10%
bq4015MB -120	120	-5%	bq4015YMB -120	120	-10%

June 1995 C

## **Functional Description**

When power is valid, the bq4015 operates as a standard CMOS SRAM. During power-down and power-up cycles, the bq4015 acts as a nonvolatile memory, automatically protecting and preserving the memory contents.

Power-down/power-up control circuitry constantly monitors the Vcc supply for a power-fail-detect threshold VPFD. The bq4015 monitors for VPFD = 4.62V typical for use in systems with 5% supply tolerance. The bq4015Y monitors for VPFD = 4.37V typical for use in systems with 10% supply tolerance.

When Vcc falls below the VPFD threshold, the SRAM automatically write-protects the data. All outputs become high impedance, and all inputs are treated as "don't care." If a valid access is in process at the time of power-fail detection, the memory cycle continues to completion. If the memory cycle fails to terminate within time twpr, write-protection takes place.

As V<sub>CC</sub> falls past V<sub>PFD</sub> and approaches 3V, the control circuitry switches to the internal lithium backup supply, which provides data retention until valid V<sub>CC</sub> is applied.

When VCC returns to a level above the internal backup cell voltage, the supply is switched back to VCC. After VCC ramps above the VPFD threshold, write-protection continues for a time tCER (120ms maximum) to allow for processor stabilization. Normal memory operation may resume after this time.

The internal coin cells used by the bq4015 have an extremely long shelf life and provide data retention for more than 10 years in the absence of system power.

As shipped from Benchmarq, the integral lithium cells are electrically isolated from the memory. (Self-discharge in this condition is approximately 0.5% per year.) Following the first application of Vcc, this isolation is broken, and the lithium backup provides data retention on subsequent power-downs.

#### **Truth Table**

Mode	CE	WE	ŌĒ	I/O Operation	Power
Not selected	Н	X	X	High Z	Standby
Output disable	L	Н	Н	High Z	Active
Read	L	Н	L	Dour	Active
Write	L	L	Х	D <sub>IN</sub>	Active

## **Absolute Maximum Ratings**

Symbol	Parameter	Value	Unit	Conditions
Vcc	DC voltage applied on Vcc relative to Vss	-0.3 to 7.0	v	
V <sub>T</sub>	DC voltage applied on any pin excluding Vcc relative to Vss	-0.3 to 7.0	v	V <sub>T</sub> ≤ V <sub>CC</sub> + 0.3
<b></b>		0 to +70	°C	Commercial
TOPR	Operating temperature	-40 to +85	°C	Industrial "N"
<b></b>		-40 to +70	°C	Commercial
Tstg	Storage temperature	-40 to +85	°C	Industrial "N"
_		-10 to +70	℃	Commercial
TBIAS	Temperature under bias	-40 to +85	°C	Industrial "N"
TSOLDER	Soldering temperature	+260	°C	For 10 seconds

Note:

Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be limited to the Recommended DC Operating Conditions detailed in this data sheet. Exposure to conditions beyond the operational limits for extended periods of time may affect device reliability.

# Recommended DC Operating Conditions (TA = TOPR)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Notes
		4.5	5.0	5.5	v	bq4015Y
Vcc	Supply voltage	4.75	5.0	5.5	V	bq4015
Vss	Supply voltage	0	0	0	V	<u></u>
VIL	Input low voltage	-0.3	-	0.8	v	
VIH	Input high voltage	2.2	•	Vcc + 0.3	v	<u> </u>

Note:

Typical values indicate operation at  $T_A = 25$ °C.

# DC Electrical Characteristics (TA = TOPR, VCCmin ≤ VCC ≤ VCCmax)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions/Notes	
Ita	Input leakage current (bq4015MA)	•	•	± 1	μА	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>	
-111	Input leakage current (bq4015MB)	-	-	± 4	μA	V <sub>IN</sub> = Vss to Vcc	
Iιο	Output leakage current (bq4015MA)	<del>-</del>	-	± 1	μA	$\overline{CE} = V_{IH} \text{ or } \overline{OE} = V_{IH} \text{ or } \overline{WE} = V_{II}.$	
	Output leakage current (bq4015MB)	-	-	±4	μА	WE - VIL	
Vон	Output high voltage	2.4		-	V	I <sub>OH</sub> = -1.0 mA	
Vol	Output low voltage	-	-	0.4	V	I <sub>OL</sub> = 2.1 mA	
I <sub>SB1</sub>	Standby supply current (bq4015MA)	-	3	5	mA	TE = VIH	
1561	Standby supply current (bq4015MB)	-	7	17	mA	CE = VIH	
Isb2	Standby supply current (bq4015MA)	-	0.1	1	mA	$\overline{CE} \ge V_{CC} - 0.2V,$ $0V \le V_{IN} \le 0.2V,$	
1302	Standby supply current (bq4015MB)	-	2.5	5	mA	or V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2	
Icc	Operating supply current (bq4015MA)	-	-	90	mA	Min. cycle, duty = 100%, CE = V <sub>IL</sub> , I <sub>V</sub> O = 0mA, A17 < V <sub>IL</sub> , or A17 > V <sub>IH</sub> ,	
-00	Operating supply current (bq4015MB)	-	75	115	mA	A17 < VIL or A17 > VIH, A18 < VIL or A18 > VIH	
VPFD	Power-fail-detect voltage	4.55	4.62	4.75	V	bq4015	
v PrD	1 Owet-1811 descen totale	4.30	4.37	4.50	V	bq4015Y	
Vso	Supply switch-over voltage	-	3	-	v		

Note:

Typical values indicate operation at  $T_A = 25$ °C,  $V_{CC} = 5V$ .

June 1995 C

# Capacitance (TA = 25°C, F = 1MHz, VCC = 5.0V)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions
Ci⁄o	Input/output capacitance (bq4015MA)	-	•	8	pF	
	Input/output capacitance (bq4015MB)	•	•	40	pF	Output voltage = 0V
CIN	Input capacitance (bq4015MA)	•		10	рF	
	Input capacitance (bq4015MB)	-		40	pF	Input voltage = 0V

Note:

These parameters are sampled and not 100% tested.

### **AC Test Conditions**

Parameter	Test Conditions
Input pulse levels	0V to 3.0V
Input rise and fall times	5 ns
Input and output timing reference levels	1.5 V (unless otherwise specified)
Output load (including scope and jig)	See Figures 1 and 2




Figure 1. Output Load A

Figure 2. Output Load B


# Read Cycle (TA = TOPR, VCCmin ≤ VCC ≤ VCCmax)

			70	-85/	-85N	-120/	-120N		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Conditions
trc	Read cycle time	70	-	85	-	120		ns	
taa	Address access time		70	-	85	-	120	ns	Output load A
tace	Chip enable access time	-	70	-	85		120	ns	Output load A
toe	Output enable to output valid	-	35	-	45	-	60	ns	Output load A
tclz	Chip enable to output in low Z	5	-	5	-	5	-	ns	Output load B
tolz	Output enable to output in low Z	5		0	-	0	-	ns	Output load B
tchz	Chip disable to output in high Z	0	25	0	35	0	45	ns	Output load B
tonz	Output disable to output in high Z	0	25	0	25	0	35	ns	Output load B
tон	Output hold from address change	10	-	10	-	10		ns	Output load A

4/10


June 1995 C

# Read Cycle No. 1 (Address Access) 1,2




C-1

# Read Cycle No. 2 (CE Access) 1,3,4



×-4

# Read Cycle No. 3 (OE Access) 1,5



RC-3

Notes:

- 1. WE is held high for a read cycle.
- 2. Device is continuously selected:  $\overline{CE} = \overline{OE} = V_{IL}$ .
- 3. Address is valid prior to or coincident with  $\overline{\text{CE}}$  transition low.
- 4.  $\overline{OE} = V_{IL}$
- 5. Device is continuously selected:  $\overline{CE}$  =  $V_{\rm IL}.$

June 1995 C


## Write Cycle (TA = TOPR, VCCmin ≤ VCC ≤ VCCmax)

		-7	70	-85/	-85/-85N -120/-120N				
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units	Conditions/Notes
twc	Write cycle time	70	-	85	-	120	-	ns	
tcw	Chip enable to end of write	65	-	75	-	100		ns	(1)
taw	Address valid to end of write	65	-	75		100	-	ns	(1)
tas	Address setup time	0	•	0	_	0	-	ns	Measured from address valid to beginning of write. (2)
twp	Write pulse width	55	•	65	-	85	-	ns	Measured from beginning of write to end of write. (1)
twr1	Write recovery time (write cycle 1)	5	-	5	-	5	-	ns	Measured from WE going high to end of write cycle. (3)
twr2	Write recovery time (write cycle 2)	15	-	15	-	15	-	ns	Measured from CE going high to end of write cycle. (3)
tDW	Data valid to end of write	30	-	35	-	45	-	ns	Measured to first low-to high transition of either CE or WE.
t <sub>DH1</sub>	Data hold time (write cycle 1)	o	-	0	-	0	-	ns	Measured from WE going high to end of write cycle. (4)
tDH2	Data hold time (write cycle 2)	10	-	10	-	10	-	ns	Measured from CE going high to end of write cycle. (4)
wz	Write enabled to output in high Z	0	25	0	30	0	40	ns	I/O pins are in output state. (5)
ow	Output active from end of write	5	-	0	-	0	-	ns	I/O pins are in output state. (5)


#### Notes:

- 1. A write ends at the earlier transition of  $\overline{CE}$  going high and  $\overline{WE}$  going high.
- 2. A write occurs during the overlap of a low  $\overline{CE}$  and a low  $\overline{WE}$ . A write begins at the later transition of  $\overline{CE}$  going low and  $\overline{WE}$  going low.
- 3. Either twn1 or twn2 must be met.
- 4. Either tDH1 or tDH2 must be met.
- 5. If  $\overline{CE}$  goes low simultaneously with  $\overline{WE}$  going low or after  $\overline{WE}$  going low, the outputs remain in high-impedance state.

# Write Cycle No. 1 (WE-Controlled) 1,2,3



# Write Cycle No. 2 (CE-Controlled) 1,2,3,4,5



Notes:

- 1. CE or WE must be high during address transition.
- Because I/O may be active (OE low) during this period, data input signals of opposite polarity to the outputs must not be applied.
- 3. If  $\overline{OE}$  is high, the I/O pins remain in a state of high impedance.
- 4. Either twR1 or twR2 must be met.
- 5. Either tDH1 or tDH2 must be met.

June 1995 C

### Power-Down/Power-Up Cycle (TA = TOPR)


Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions
tpf	Vcc slew, 4.75 to 4.25 V	300	-	•	μв	
trs	Vcc slew, 4.25 to Vso	10	•	-	μв	
tpu	Vcc slew, Vso to VpfD (max.)	0	-	•	μs	
tcer	Chip enable recovery time	40	80	120	ms	Time during which SRAM is write-protected after VCC passes VPFD on power-up.
tor	Data-retention time in absence of V <sub>CC</sub>	10	•	-	years	T <sub>A</sub> = 25°C. (2)
twpr	Write-protect time	40	100	150	μв	Delay after Vcc slews down past VPPD before SRAM is write-protected.

Note:

- 1. Typical values indicate operation at  $T_A = 25$ °C,  $V_{CC} = 5$ V.
- 2. Batteries are disconnected from circuit until after Vcc is applied for the first time. tor is the accumulated time in absence of power beginning when power is first applied to the device.

Caution: Negative undershoots below the absolute maximum rating of -0.3V in battery-backup mode may affect data integrity.

## Power-Down/Power-Up Timing



PO-8

## **Data Sheet Revision History**


Change No.	Page No.	Page No. Description	
1	5-43	Icc test conditions	Clarification
2	5-41, 5-42, 5-43, 5-44, 5-47, 5-48, 5-50	bq4015MA part	Addition
3	5-42, 5-50	Added industrial temperature range	Addition

Note:

Change 1 = Sept. 1992 B changes from Sept. 1990 A. Change 2 = Nov. 1993 C changes from Sept. 1992 B. Change 3 = June 1995 C changes from Nov. 1993 C.

June 1995 C

## **Ordering Information**



#### \*Note:

Only 10% supply "Y" version is available in industrial temperature range; contact factory for speed grade availability.