



3.3V CMOS 18-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCH16823

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical $t_{sk(0)}$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model ($C = 200\text{pF}$, $R = 0$)
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP,
and 0.40mm pitch TVSOP packages
- Extended commercial range of -40°C to +85°C
- $V_{cc} = 3.3V \pm 0.3V$, Normal Range
- $V_{cc} = 2.7V$ to 3.6V, Extended Range
- $V_{cc} = 2.5V \pm 0.2V$
- CMOS power levels (0.4 μW typ. static)
- Rail-to-Rail output swing for increased noise margin

Drive Features for ALVCH16823:

- High Output Drivers: $\pm 24\text{mA}$
- Suitable for heavy loads

APPLICATIONS:

- 3.3V High Speed Systems
- 3.3V and lower voltage computing systems

DESCRIPTION:

This 18-bit bus-interface flip-flop is built using advanced dual metal CMOS technology. The ALVCH16823 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The device is particularly suitable for implementing wider buffer

registers, I/O ports, bidirectional bus drivers with parity, and working registers.


The ALVCH16823 can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable (CLKEN) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking $\overline{\text{CLKEN}}$ high disables the clock buffer, thus latching the outputs. Taking the clear ($\overline{\text{CLR}}$) input low causes the Q outputs to go low independently of the clock.

A buffered output-enable ($\overline{\text{OE}}$) input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components. The output-enable ($\overline{\text{OE}}$) input does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The ALVCH16823 has been designed with a $\pm 24\text{mA}$ output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The ALVCH16823 has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistor.


Functional Block Diagram



EXTENDED COMMERCIAL TEMPERATURE RANGE

APRIL 1999

PIN CONFIGURATION



SSOP/TSSOP/TVSOP
TOP VIEW

PIN DESCRIPTION

Pin Names	Description
xDx	Data Inputs ⁽¹⁾
xCLK	Clock Inputs
xCLKEN	Clock Enable Inputs
xQx	3-State Outputs
xOE	3-State Output Enable Inputs
xCLR	Clear Inputs

NOTE:

- These pins have "Bus-Hold." All other pins are standard inputs, outputs, or I/Os.

ABSOLUTE MAXIMUM RATING (1)

Symbol	Description	Max.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to + 4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc + 0.5	V
TSTG	Storage Temperature	-65 to + 150	°C
IOUT	DC Output Current	-50 to + 50	mA
Ik	Continuous Clamp Current, Vi < 0 or Vi > Vcc	± 50	mA
lok	Continuous Clamp Current, Vo < 0	-50	mA
Icc	Continuous Current through each Vcc or GND	±100	mA
Iss			

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Vcc terminals.
- All terminals except Vcc.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
Cin	Input Capacitance	Vin = 0V	5	7	pF
Cout	Output Capacitance	Vout = 0V	7	9	pF
Ci/o	I/O Port Capacitance	Vin = 0V	7	9	pF

NOTE:

- As applicable to the device type.

FUNCTION TABLE (each 9-bit flip-flop) (1)

Inputs					Output
xOE	xCLR	xCLKEN	xCLK	xDx	xQx
L	L	X	X	X	L
L	H	L	↑	H	H
L	H	L	↑	L	L
L	H	L	L	X	Qo
L	H	H	X	X	Qo
H	X	X	X	X	Z

NOTE:

- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-Impedance
↑ = LOW-to-HIGH Transition
Qo = Indicates the previous state

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	—	—	V
		Vcc = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		—	—	0.7	V
		Vcc = 2.7V to 3.6V		—	—	0.8	
I _{IH}	Input HIGH Current	Vcc = 3.6V	VI = Vcc	—	—	± 5	μA
I _{IL}	Input LOW Current	Vcc = 3.6V	VI = GND	—	—	± 5	
I _{OZH} I _{OZL}	High Impedance Output Current (3-State Output pins)	Vcc = 3.6V	VO = Vcc	—	—	± 10	μA
			VO = GND	—	—	± 10	μA
V _{IK}	Clamp Diode Voltage	Vcc = 2.3V, I _{IN} = -18mA		—	-0.7	-1.2	V
V _H	Input Hysteresis	Vcc = 3.3V		—	100	—	mV
I _{CCL} I _{CCH} I _{CCZ}	Quiescent Power Supply Current	Vcc = 3.6V VIN = GND or Vcc		—	0.1	40	μA
ΔI _{CC}	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other inputs at Vcc or GND		—	—	750	μA

NEW16link

NOTE:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test Conditions		Min.	Typ. ⁽²⁾	Max.	Unit
IBHH IBHL	Bus-Hold Input Sustain Current	Vcc = 3.0V	VI = 2.0V	-75	—	—	μA
			VI = 0.8V	75	—	—	
IBHH IBHL	Bus-Hold Input Sustain Current	Vcc = 2.3V	VI = 1.7V	-45	—	—	μA
			VI = 0.7V	45	—	—	
IBHHO IBHLO	Bus-Hold Input Overdrive Current	Vcc = 3.6V	VI = 0 to 3.6V	—	—	± 500	μA

NEW16link

NOTES:

1. Pins with Bus-hold are identified in the pin description.
2. Typical values are at Vcc = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
VOH	Output HIGH Voltage	Vcc = 2.3V to 3.6V	I _{OH} = - 0.1mA	Vcc - 0.2	—	V
		Vcc = 2.3V	I _{OH} = - 6mA	2	—	
		Vcc = 2.3V	I _{OH} = - 12mA	1.7	—	
		Vcc = 2.7V		2.2	—	
		Vcc = 3.0V		2.4	—	
		Vcc = 3.0V	I _{OH} = - 24mA	2	—	
VOL	Output LOW Voltage	Vcc = 2.3V to 3.6V	I _{OL} = 0.1mA	—	0.2	V
		Vcc = 2.3V	I _{OL} = 6mA	—	0.4	
			I _{OL} = 12mA	—	0.7	
		Vcc = 2.7V	I _{OL} = 12mA	—	0.4	
		Vcc = 3.0V	I _{OL} = 24mA	—	0.55	

NOTE:

1. V_{IH} and V_{IL} must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V_{CC} range. T_A = - 40°C to + 85°C.

NEW16link

OPERATING CHARACTERISTICS, T_A = 25°C

Symbol	Parameter	Test Conditions	V _{CC} = 2.5V ± 0.2V	V _{CC} = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Outputs enabled	CL = 0pF, f = 10Mhz	27	30	pF
	Power Dissipation Capacitance Outputs disabled		16	18	pF

SWITCHING CHARACTERISTICS⁽¹⁾

Symbol	Parameter	Vcc = 2.5V ± 0.2V		Vcc = 2.7V		Vcc = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{MAX}		150	—	150	—	150	—	MHz
t _{PLH}	Propagation Delay xCLK to xQx	1	5.8	—	5.2	1	4.5	ns
t _{PLH}	Propagation Delay xCLR to xQx	1	5.4	—	5.2	1.2	4.6	ns
t _{PZH}	Output Enable Time xOE to xQx	1	6	—	5.7	1	4.8	ns
t _{PHZ}	Output Disable Time xOE to xQx	1.1	5.4	—	4.7	1.3	4.5	ns
t _{PLZ}		—	—	—	—	—	—	—
tw	Pulse Width, xCLR LOW	3.3	—	3.3	—	3.3	—	ns
tw	Pulse Width, xCLK HIGH or LOW	3.3	—	3.3	—	3.3	—	ns
tsu	Setup Time, xCLR inactive	0.7	—	0.7	—	0.8	—	ns
tsu	Setup Time, data LOW before xCLK↑	1.4	—	1.6	—	1.3	—	ns
tsu	Setup Time, data HIGH before xCLK↑	1.1	—	1.1	—	1	—	ns
tsu	Setup Time, xCLKEN LOW before xCLK↑	1.8	—	1.9	—	1.5	—	ns
t _H	Hold Time, data LOW after xCLK↑	0.4	—	0.5	—	0.5	—	ns
t _H	Hold Time, data HIGH after xCLK↑	0.7	—	0.1	—	0.8	—	ns
t _H	Hold Time, xCLKEN LOW after xCLK↑	0.2	—	0.3	—	0.4	—	ns
tsk(O)	Output Skew ⁽²⁾	—	—	—	—	—	500	ps

NOTES:

1. See test circuits and waveforms. TA = -40°C to +85°C.
2. Skew between any two outputs of the same package and switching in the same direction.


TEST CIRCUITS AND WAVEFORMS:

TEST CONDITIONS

Symbol	$V_{CC(1)} = 3.3V \pm 0.3V$	$V_{CC(1)} = 2.7V$	$V_{CC(2)} = 2.5V \pm 0.2V$	Unit
V_{LOAD}	6	6	$2 \times V_{CC}$	V
VIH	2.7	2.7	V_{CC}	V
VT	1.5	1.5	$V_{CC} / 2$	V
VLZ	300	300	150	mV
V_{HZ}	300	300	150	mV
CL	50	50	30	pF

NEW16link

TEST CIRCUITS FOR ALL OUTPUTS



DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.
 RT = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

NOTES:


1. Pulse Generator for All Pulses: Rate $\leq 10\text{MHz}$; $t_F \leq 2.5\text{ns}$; $t_R \leq 2.5\text{ns}$.
2. Pulse Generator for All Pulses: Rate $\leq 10\text{MHz}$; $t_F \leq 2\text{ns}$; $t_R \leq 2\text{ns}$.

SWITCH POSITION

Test	Switch
Open Drain	V_{LOAD}
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open

NEW16link

OUTPUT SKEW - $tsk(x)$




$$tsk(x) = |tPLH2 - tPLH1| \text{ or } |tPHL2 - tPHL1|$$


NOTES:

1. For $tsk(o)$ OUTPUT1 and OUTPUT2 are any two outputs.
2. For $tsk(b)$ OUTPUT1 and OUTPUT2 are in the same bank.

PROPAGATION DELAY




ENABLE AND DISABLE TIMES




NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.


SET-UP, HOLD, AND RELEASE TIMES



PULSE WIDTH



ORDERING INFORMATION



CORPORATE HEADQUARTERS
 2975 Stender Way
 Santa Clara, CA 95054

for SALES:
 800-345-7015 or 408-727-6116
 fax: 408-492-8674
[www.idt.com*](http://www.idt.com)

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
 The IDT logo is a registered trademark of Integrated Device Technology, Inc.