

Triacs

logic level

BT134W series D

GENERAL DESCRIPTION

Glass passivated, sensitive gate triacs in a plastic envelope suitable for surface mounting, intended for use in general purpose bidirectional switching and phase control applications. These devices are intended to be interfaced directly to microcontrollers, logic integrated circuits and other low power gate trigger circuits.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
V_{DRM}	BT134W- Repetitive peak off-state voltages	500D 500	600D 600	V
$I_{\text{T(RMS)}}$	RMS on-state current	1	1	A
I_{TSM}	Non-repetitive peak on-state current	10	10	A


PINNING - SOT223

PIN	DESCRIPTION
1	main terminal 1
2	main terminal 2
3	gate
tab	main terminal 2

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.		UNIT
V_{DRM}	Repetitive peak off-state voltages		-	-500 500 ¹	-600 600 ¹	V
$I_{\text{T(RMS)}}$	RMS on-state current	full sine wave; $T_{\text{sp}} \leq 108^\circ\text{C}$	-	1		A
I_{TSM}	Non-repetitive peak on-state current	full sine wave; $T_{\text{j}} = 25^\circ\text{C}$ prior to surge $t = 20\text{ ms}$	-	10		A
		$t = 16.7\text{ ms}$	-	11		A
		$t = 10\text{ ms}$	-	0.5		A ² s
I^2t	I^2t for fusing					
di_{T}/dt	Repetitive rate of rise of on-state current after triggering	$I_{\text{TM}} = 1.5\text{ A}$; $I_{\text{G}} = 0.2\text{ A}$; $di_{\text{G}}/dt = 0.2\text{ A}/\mu\text{s}$	-	50		A/ μs
		T2+ G+	-	50		A/ μs
		T2+ G-	-	50		A/ μs
		T2- G-	-	50		A/ μs
		T2- G+	-	10		A/ μs
I_{GM}	Peak gate current		-	2		A
V_{GM}	Peak gate voltage		-	5		V
P_{GM}	Peak gate power		-	5		W
$P_{\text{G(AV)}}$	Average gate power	over any 20 ms period	-	0.5		W
T_{stg}	Storage temperature		-40	150		$^\circ\text{C}$
T_{j}	Operating junction temperature		-	125		$^\circ\text{C}$

¹ Although not recommended, off-state voltages up to 800V may be applied without damage, but the triac may switch to the on-state. The rate of rise of current should not exceed 3 A/ μs .

Triacs

logic level

BT134W series D

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-sp}$	Thermal resistance junction to solder point	full or half cycle	-	-	15	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	pcb mounted; minimum footprint	-	156	-	K/W
		pcb mounted; pad area as in fig:14	-	70	-	K/W

STATIC CHARACTERISTICS

$T_j = 25\text{ °C}$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{GT}	Gate trigger current	$V_D = 12\text{ V}$; $I_T = 0.1\text{ A}$	-	-	-	-
		T2+ G+	-	2.0	5	mA
		T2+ G-	-	2.5	5	mA
		T2- G-	-	2.5	5	mA
		T2- G+	-	5.0	10	mA
I_L	Latching current	$V_D = 12\text{ V}$; $I_{GT} = 0.1\text{ A}$	-	-	-	-
		T2+ G+	-	1.6	10	mA
		T2+ G-	-	4.5	15	mA
		T2- G-	-	1.2	10	mA
		T2- G+	-	2.2	15	mA
I_H	Holding current	$V_D = 12\text{ V}$; $I_{GT} = 0.1\text{ A}$	-	1.2	10	mA
V_T	On-state voltage	$I_T = 2\text{ A}$	-	1.2	1.5	V
V_{GT}	Gate trigger voltage	$V_D = 12\text{ V}$; $I_T = 0.1\text{ A}$	-	0.7	1.5	V
		$V_D = 400\text{ V}$; $I_T = 0.1\text{ A}$; $T_j = 125\text{ °C}$	0.25	0.4	-	V
I_D	Off-state leakage current	$V_D = V_{DRM(max)}$; $T_j = 125\text{ °C}$	-	0.1	0.5	mA

DYNAMIC CHARACTERISTICS

$T_j = 25\text{ °C}$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
dV_D/dt	Critical rate of change of off-state voltage	$V_{DM} = 67\% V_{DRM(max)}$; $T_j = 125\text{ °C}$; exponential waveform; $R_{GK} = 1\text{ k}\Omega$	-	5	-	V/ μ s
t_{gt}	Gate controlled turn-on time	$I_{TM} = 1.5\text{ A}$; $V_D = V_{DRM(max)}$; $I_G = 0.1\text{ A}$; $dI_G/dt = 5\text{ A}/\mu$ s	-	2	-	μ s

Triacs

logic level

BT134W series D




Fig.1. Maximum on-state dissipation, P_{tot} versus rms on-state current, $I_{T(RMS)}$, where α = conduction angle.




Fig.4. Maximum permissible rms current $I_{T(RMS)}$, versus solder point temperature T_{sp} .




Fig.2. Maximum permissible non-repetitive peak on-state current I_{TSM} , versus pulse width t_p , for sinusoidal currents, $t_p \leq 20$ ms.




Fig.5. Maximum permissible repetitive rms on-state current $I_{T(RMS)}$, versus surge duration, for sinusoidal currents, $f = 50$ Hz; $T_{sp} \leq 108^\circ\text{C}$.




Fig.3. Maximum permissible non-repetitive peak on-state current I_{TSM} , versus number of cycles, for sinusoidal currents, $f = 50$ Hz.










Fig.6. Normalised gate trigger voltage $V_{GT}(T_j) / V_{GT}(25^\circ\text{C})$, versus junction temperature T_j .

Triacs

logic level

BT134W series D



Triacs
logic level

BT134W series D

MOUNTING INSTRUCTIONS



Dimensions in mm.

Fig.13. soldering pattern for surface mounting SOT223.


PRINTED CIRCUIT BOARD

Dimensions in mm.Fig.14. PCB for thermal resistance and power rating for SOT223.
PCB: FR4 epoxy glass (1.6 mm thick), copper laminate (35 μ m thick).

Triacs
logic level

BT134W series D

MECHANICAL DATA



Notes

1. For further information, refer to Philips publication SC18 " SMD Footprint Design and Soldering Guidelines".
Order code: 9397 750 00505.
2. Epoxy meets UL94 V0 at 1/8".