K6F8016R6B Family

Document Title

512K x16 bit Super Low Power and Low Voltage Full CMOS Static RAM

Revision History

0.0 Initial draft

Draft Date July 25, 2001

Preliminary

Remark

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



1

512K x 16 bit Super Low Power and Low Voltage Full CMOS Static RAM

FEATURES

- Process Technology: Full CMOS
- Organization: 512K x16
- Power Supply Voltage: 1.65~2.2V
- Low Data Retention Voltage: 1.0V(Min)
- Three State Outputs
- Package Type: 48-TBGA-6.00x7.00

PRODUCT FAMILY

GENERAL DESCRIPTION


The K6F8016R6B families are fabricated by SAMSUNG's advanced full CMOS process technology. The families support industrial operating temperature ranges and have chip scale package for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.

Product Family				Power Di	ssipation		
	Operating Temperature	Vcc Range	Speed	Standby (Isв1, Typ.)	Operating (Icc1, Max)	PKG Type	
K6F8016R6B-F	Industrial(-40~85°C)	1.65~2.2V	701)/85ns	0.5µA ²⁾	2mA	48-TBGA-6.00x7.00	

1. The parameter is measured with 30pF test load.

2. Typical value are measured at Vcc=2.0V, TA=25°C and not 100% tested.


PIN DESCRIPTION



48-TBGA: Top View	v (Ball Down)
-------------------	---------------

Name	Function	Name	Function
$\overline{\text{CS}}_{1}, \text{CS}_{2}$	Chip Select Inputs	Vcc	Power
OE	Output Enable Input	Vss	Ground
WE	Write Enable Input	UB	Upper Byte(I/O9~16)
A0~A18	Address Inputs	LB	Lower Byte(I/O1~8)
I/O1~I/O16	Data Inputs/Outputs	DNU	Do Not Use

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PRODUCT LIST

Industrial Temperature Products(-40~85°C)					
Part Name	Function				
K6F8016R6B-EF70	48-TBGA, 70ns, 1.8V				
K6F8016R6B-EF85	48-TBGA, 85ns, 1.8V				

FUNCTIONAL DESCRIPTION

CS ₁	CS ₂	OE	WE	LB	UB	I/O1~8	I/O 9~16	Mode	Power
н	X ¹⁾	High-Z	High-Z	Deselected	Standby				
X ¹⁾	L	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Standby
X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	н	н	High-Z	High-Z	Deselected	Standby
L	Н	Н	Н	L	X ¹⁾	High-Z	High-Z	Output Disabled	Active
L	Н	Н	Н	X ¹⁾	L	High-Z	High-Z	Output Disabled	Active
L	Н	L	Н	L	Н	Dout	High-Z	Lower Byte Read	Active
L	Н	L	Н	н	L	High-Z	Dout	Upper Byte Read	Active
L	Н	L	Н	L	L	Dout	Dout	Word Read	Active
L	Н	X ¹⁾	L	L	Н	Din	High-Z	Lower Byte Write	Active
L	Н	X ¹⁾	L	Н	L	High-Z	Din	Upper Byte Write	Active
L	Н	X ¹⁾	L	L	L	Din	Din	Word Write	Active

1. X means don't care. (Must be low or high state)

ABSOLUTE MAXIMUM RATINGS¹⁾

Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	Vin, Vout	-0.2 to Vcc+0.3V(Max. 2.6V)	V
Voltage on Vcc supply relative to Vss	Vcc	-0.2 to 2.6	V
Power Dissipation	PD	1.0	W
Storage temperature	Тѕтс	-65 to 150	°C
Operating Temperature	Та	-40 to 85	°C

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS¹⁾

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	1.65	1.8	2.2	V
Ground	Vss	0	0	0	V
Input high voltage	Vін	1.4	-	Vcc+0.2 ²⁾	V
Input low voltage	VIL	-0.2 ³⁾	-	0.4	V

Note:

1. TA=-40 to 85° C, otherwise specified.

2. Overshoot: Vcc+1.0V in case of pulse width ≤20ns.

Undershoot: -1.0V in case of pulse width ≤20ns.
Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Сю	VIO=0V	-	10	pF

1. Capacitance is sampled, not 100% tested.

DC AND OPERATING CHARACTERISTICS

Item	Symbol	I Test Conditions		Min	Typ ¹⁾	Max	Unit
Input leakage current	ILI	VIN=Vss to Vcc		-1	-	1	μΑ
Output leakage current	Ilo	$\overline{\text{CS}}_{1}=\text{VIH}, \text{CS}_{2}=\text{VIL} \text{ or } \overline{\text{OE}}=\text{VIH} \text{ or } \overline{\text{WE}}=\text{VIL}, \text{ VIO}=\text{Vss to Vcc}$		-1	-	1	μΑ
Icc		Cycle time=1µs, 100%duty, lio=0mA, CS1≤0.2V, CS2≥Vcc-0.2V, ViN≤0.2V or ViN≥VCC-0.2V		-	-	2	mA
Average operating current	loop	$\label{eq:lcc2} \begin{array}{c} \mbox{Cycle time=Min, lio=0mA, 100\% duty, } \overline{CS}\mbox{I=ViL, } \\ \mbox{CS}\mbox{I=ViH, } \overline{LB}\mbox{VI = ViL or /and } \overline{UB}\mbox{I=ViL, } \\ \mbox{ViH}\mbox{II = ViL or /in } \end{array}$		-	-	12	
	1002			-	-	15	mA
Output low voltage	Vol	IoL = 0.1mA		-	-	0.2	V
Output high voltage	Vон	Іон = -0.1mA	Іон= -0.1mA		-	-	V
Standby Current(CMOS)	ISB1	Other input =0~Vcc 1) $\overline{CS}_{1} \ge Vcc-0.2V$, $CS_{2} \ge Vcc-0.2V(\overline{CS}_{1} \text{ controlled})$ or 2) $0V \le CS_{2} \le 0.2V(CS_{2} \text{ controlled})$		-	0.5	10	μΑ

1. Typical value are measured at Vcc=2.0V, TA=25 $^\circ\text{C}$ and not 100% tested.




K6F8016R6B Family



AC OPERATING CONDITIONS

TEST CONDITIONS(Test Load and Input/Output Reference) Input pulse level: 0.2 to Vcc-0.2V Input rising and falling time: 5ns Input and output reference voltage: 0.9V Output load(see right): CL=100pF+1TTL CL=30pF+1TTL



AC CHARACTERISTICS (Vcc=1.65~2.2V, Industrial product: TA=-40 to 85°C)

				Spee	d Bins			
	Parameter List	Symbol	70)ns	8	85 Max 85 - - 85 - 85 - 85 - 85 - 85 - 85 - 85 - 85 - 85 - 85 10 - 5 - 0 25 0 25 0 25 10 -	Units	
			Min	Max	Min	Max		
	Read Cycle Time	tRC	70	-	85	-	ns	
	Address Access Time	tAA	-	70	-	85	ns	
	Chip Select to Output	tco	-	70	-	85	ns	
	Output Enable to Valid Output	tOE	-	35	-	40	ns	
	UB, LB Access Time	tвА	-	70	-	85	ns	
Pood	Chip Select to Low-Z Output	tLZ	10	-	10	-	ns	
Read	UB, LB Enable to Low-Z Output	tBLZ	10	-	10	-	ns	
	Output Enable to Low-Z Output	tolz	5	-	5	-	ns	
	Chip Disable to High-Z Output	tHZ	0	25	0	25	ns	
	UB, LB Disable to High-Z Output	tвнz	0	25	0	25	ns	
	Output Disable to High-Z Output	tонz	0	25	0	25	ns	
	Output Hold from Address Change	tон	10	-	10	-	ns	
	Write Cycle Time	twc	70	-	85	-	ns	
	Chip Select to End of Write	tcw	60	-	70	85 40 85 - - - 25 25	ns	
	Address Set-up Time	tas	0	-	0	-	ns	
	Address Valid to End of Write	tAW	60	-	70	-	ns	
	UB, LB Valid to End of Write	tBW	60	-	70	-	ns	
Write	Write Pulse Width	twp	50	-	60	Max - 85 40 85 40 85 20 - 25 25 25 25 25 -	ns	
	Write Recovery Time	twr	0	-	0	-	ns	
	Write to Output High-Z	twnz	0	20	0	25	ns	
	Data to Write Time Overlap	tDW	30	-	35	-	ns	
	Data Hold from Write Time	tDH	0	-	0	-	ns	
	End Write to Output Low-Z	tow	5	-	5	-	ns	

DATA RETENTION CHARACTERISTICS

Item	Symbol	Symbol Test Condition		Typ ²⁾	Max	Unit			
Vcc for data retention	Vdr	CS1≥Vcc-0.2V ¹)	1.0	-	2.2	V			
Data retention current	Idr	Vcc=1.2V, <u>CS</u> 1≥Vcc-0.2V ¹)	-	0.5	6	μA			
Data retention set-up time	tSDR	See data retention waveform	0	-	-	ns			
Recovery time	trdr		tRC	-	-	113			

1. 1) $\overline{CS}_1 \ge Vcc-0.2V$, $CS_2 \ge Vcc-0.2V(\overline{CS}_1 \text{ controlled})$ or


2) 0≤CS2≤0.2V(CS2 controlled)

2. Typical value are measured at T_A=25 $^\circ\text{C}$ and not 100% tested.




TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS1=OE=VIL, CS2=WE=VIH, UB or/and LB=VIL)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)

1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.


2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.



TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled)





TIMING WAVEFORM OF WRITE CYCLE(3) (UB, LB Controlled)




NOTES (WRITE CYCLE)

1. <u>A write occurs during the overlap(twp) of low $\overline{CS1}$ and low \overline{WE} . <u>A write begins when $\overline{CS1}$ goes low and \overline{WE} goes low with asserting UB or LB for single byte operation or simultaneously asserting UB and LB for double byte operation. A write ends at the earliest transition when $\overline{CS1}$ goes high and \overline{WE} goes high. The twp is measured from the beginning of write to the end of write.</u></u>

- 2. tcw is measured from the $\overline{CS1}$ going low to the end of write.
- 3. tas is measured from the address valid to the beginning of write.

4. twe is measured from the end of write to the address change. twe applied in case a write ends as CS1 or WE going high.

DATA RETENTION WAVE FORM



SAMSUNG


K6F8016R6B Family



Unit: millimeters

PACKAGE DIMENSION

48 TAPE BALL GRID ARRAY(0.75mm ball pitch)





Е

E1

E2

Υ

0.80

-

0.27

-

0.90

0.58

0.32

-

1.00

-

0.37

0.08