LH28F800BVE-TV85

8M Flash Memory

(Model No.: LHF80V25)

Spec No.: FM987009

Issue Date: July 7, 1998



- •Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- •When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - •Office electronics
 - •Instrumentation and measuring equipment
 - Machine tools
 - •Audiovisual equipment
 - •Home appliance
 - •Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - •Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - •Mainframe computers
 - •Traffic control systems
 - •Gas leak detectors and automatic cutoff devices
 - •Rescue and security equipment
 - •Other safety devices and safety equipment, etc.
- (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - •Communications equipment for trunk lines
 - •Control equipment for the nuclear power industry
 - •Medical equipment related to life support, etc.
- (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- •Please direct all queries regarding the products covered herein to a sales representative of the company.



CONTENTS

PA	AGE	F	PAG
1 INTRODUCTION	3	5 DESIGN CONSIDERATIONS	20
1.1 Features	3	5.1 Three-Line Output Control	20
1.2 Product Overview	3	5.2 RY/BY# and Block Erase and Word/Byte Write	
		Polling	20
2 PRINCIPLES OF OPERATION	7	5.3 Power Supply Decoupling	20
2.1 Data Protection	8	5.4 V _{PP} Trace on Printed Circuit Boards	20
		5.5 V _{CC} , V _{PP} , RP# Transitions	21
3 BUS OPERATION	8	5.6 Power-Up/Down Protection	21
3.1 Read	8	5.7 Power Dissipation	21
3.2 Output Disable	8		
3.3 Standby	8	6 ELECTRICAL SPECIFICATIONS	22
3.4 Deep Power-Down	8	6.1 Absolute Maximum Ratings	22
3.5 Read Identifier Codes Operation	9	6.2 Operating Conditions	22
3.6 Write	9	6.2.1 Capacitance	22
		6.2.2 AC Input/Output Test Conditions	23
4 COMMAND DEFINITIONS	9	6.2.3 DC Characteristics	24
4.1 Read Array Command	12	6.2.4 AC Characteristics - Read-Only Operations	26
4.2 Read Identifier Codes Command	12	6.2.5 AC Characteristics - Write Operations	29
4.3 Read Status Register Command	12	6.2.6 Alternative CE#-Controlled Writes	31
4.4 Clear Status Register Command	12	6.2.7 Reset Operations	33
4.5 Block Erase Command	12	6.2.8 Block Erase and Word/Byte Write Performance	e 34
4.6 Word/Byte Write Command	13		
4.7 Block Erase Suspend Command	13		
4.8 Word/Byte Write Suspend Command	14		
4.9 Considerations of Suspend	14		
4.10 Block Locking	14		
4.10.1 V _{PP} =V _{IL} for Complete Protection	14		
4.10.2 WP#=V _{IL} for Block Locking	14		
4.10.3 WP#=V _{IH} for Block Unlocking	14		

LH28F800BVE-TV85 8M-BIT (1Mbit \times 8 / 512Kbit \times 16) Smart5 Flash MEMORY

- Smart5 Technology

 - 4.5V-5.5V V_{CC} 4.5V-5.5V or 11.4V-12.6V V_{PP}
- User-Configurable ×8 or ×16 Operation
- High-Performance Access Time --85ns(4.5V-5.5V)
- Optimized Array Blocking Architecture
 - Two 4k-word Boot Blocks
 - Six 4k-word Parameter Blocks
 - Fifteen 32k-word Main Blocks
 - Top Boot Location
- Extended Cycling Capability — 100,000 Block Erase Cycles
- Enhanced Data Protection Features
 - Absolute Protection with V_{PP}=GND
 - Block Erase and Word/Byte Write Lockout during Power Transitions
 - Boot Blocks Protection with WP#=V_{II}

- Enhanced Automated Suspend Options
 - Word/Byte Write Suspend to Read
 - Block Erase Suspend to Word/Byte Write
 - Block Erase Suspend to Read
- Automated Word/Byte Write and Block Erase
 - Command User Interface
 - Status Register
- Low Power Management
 - Deep Power-Down Mode
 - Automatic Power Savings Mode Decreases I_{CC} in Static Mode
- SRAM-Compatible Write Interface
- Industry-Standard Packaging
 - 48-Lead TSOP
- ETOX^{TM*} Nonvolatile Flash Technology
- CMOS Process (P-type silicon substrate)
- Not designed or rated as radiation hardened

SHARP's LH28F800BVE-TV85 Flash memory with Smart5 technology is a high-density, low-cost, nonvolatile, read/write storage solution for a wide range of applications. LH28F800BVE-TV85 can operate at V_{CC} =4.5V-5.5V and V_{PP} =4.5V-5.5V. Its low voltage operation capability realize battery life and suits for cellular phone application.

Its Boot, Parameter and Main-blocked architecture, flexible voltage and extended cycling provide for highly flexible component suitable for portable terminals and personal computers. Its enhanced suspend capabilities provide for an ideal solution for code + data storage applications. For secure code storage applications, such as networking, where code is either directly executed out of flash or downloaded to DRAM, the LH28F800BVE-TV85 offers two levels of protection: absolute protection with V_{PP} at GND, selective hardware boot block locking. These alternatives give designers ultimate control of their code security needs.

The LH28F800BVE-TV85 is manufactured on SHARP's 0.35µm ETOX^{TM*} process technology. It come in industry-standard package: the 48-lead TSOP ideal for board constrained applications.

*ETOX is a trademark of Intel Corporation.



1 INTRODUCTION

This datasheet contains LH28F800BVE-TV85 specifications. Section 1 provides a flash memory overview. Sections 2, 3, 4 and 5 describe the memory organization and functionality. Section 6 covers electrical specifications.

1.1 Features

Key enhancements of LH28F800BVE-TV85 Smart5 Flash memory are:

- •Smart5 Technology
- •Enhanced Suspend Capabilities
- •Boot Block Architecture

Please note following important differences:

- V_{PPLK} has been lowered to 1.5V to support 4.5V-5.5V block erase and word/byte write operations. Designs that switch V_{PP} off during read operations should make sure that the V_{PP} voltage transitions to GND.
- •To take advantage of Smart5 technology, allow V_{CC} and V_{PP} connection to 4.5V-5.5V.

1.2 Product Overview

The LH28F800BVE-TV85 is a high-performance 8-Mbit Smart5 Flash memory organized as 1M-byte of 8 bits or 512K-word of 16 bits. The 1M-byte/512K-word of data is arranged in two 8K-byte/4K-word boot blocks, six 8K-byte/4K-word parameter blocks and fifteen 64K-byte/32K-word main blocks which are individually erasable insystem. The memory map is shown in Figure 3.

Smart5 technology provides a choice of V_{CC} and V_{PP} combinations, as shown in Table 1, to meet system performance and power expectations. V_{PP} at 4.5V-5.5V

eliminates the need for a separate 12V converter, while V_{PP} =12V maximizes block erase and word/byte write performance. In addition to flexible erase and program voltages, the dedicated V_{PP} pin gives complete data protection when $V_{PP} \le V_{PPLK}$.

Table 1. V_{CC} and V_{PP} Voltage Combinations Offered by Smart5 Technology

V _{CC} Voltage	V _{PP} Voltage
4.5V-5.5V	4.5V-5.5V, 11.4V-12.6V

Internal V_{CC} and V_{PP} detection Circuitry automatically configures the device for optimized read and write operations.

A Command User Interface (CUI) serves as the interface between the system processor and internal operation of the device. A valid command sequence written to the CUI initiates device automation. An internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for block erase and word/byte write operations.

A block erase operation erases one of the device's 32K-word blocks typically within 0.39s (5V V_{CC} , 12V V_{PP}), 4K-word blocks typically within 0.25s (5V V_{CC} , 12V V_{PP}) independent of other blocks. Each block can be independently erased 100,000 times. Block erase suspend mode allows system software to suspend block erase to read or write data from any other block.

Writing memory data is performed in word/byte increments of the device's 32K-word blocks typically within 8.4µs (5V V_{CC} , 12V V_{PP}), 4K-word blocks typically within 17µs (5V V_{CC} , 12V V_{PP}). Word/byte write suspend mode enables the system to read data or execute code from any other flash memory array location.



The boot blocks can be locked for the WP# pin. Block erase or word/byte write for boot block must not be carried out by WP# to Low and RP# to $V_{\rm IH}$.

The status register indicates when the WSM's block erase or word/byte write operation is finished.

The RY/BY# output gives an additional indicator of WSM activity by providing both a hardware signal of status (versus software polling) and status masking (interrupt masking for background block erase, for example). Status polling using RY/BY# minimizes both CPU overhead and system power consumption. When low, RY/BY# indicates that the WSM is performing a block erase or word/byte write. RY/BY#-high Z indicates that the WSM is ready for a new command, block erase is suspended (and word/byte write is inactive), word/byte write is suspended, or the device is in deep power-down mode.

The access time is 85 ns (t_{AVQV}) over the commercial temperature range (0°C to +70°C) and V_{CC} supply voltage range of 4.5V-5.5V.

The Automatic Power Savings (APS) feature substantially reduces active current when the device is in static mode (addresses not switching). In APS mode, the typical I_{CCR} current is 1 mA at 5V V_{CC} .

When CE# and RP# pins are at V_{CC} , the I_{CC} CMOS standby mode is enabled. When the RP# pin is at GND, deep power-down mode is enabled which minimizes power consumption and provides write protection during reset. A reset time (t_{PHQV}) is required from RP# switching high until outputs are valid. Likewise, the device has a wake time (t_{PHEL}) from RP#-high until writes to the CUI are recognized. With RP# at GND, the WSM is reset and the status register is cleared.

The device is available in 48-lead TSOP (Thin Small Outline Package, 1.2 mm thick). Pinout is shown in Figure 2.




Figure 1. Block Diagram




Figure 2. TSOP 48-Lead Pinout



		Table 2. Pin Descriptions
Symbol	Type	Name and Function
A ₋₁ A ₀ -A ₁₈	INPUT	ADDRESS INPUTS: Addresses are internally latched during a write cycle. A_{-1} : Byte Select Address. Not used in ×16 mode. A_0 - A_{10} : Row Address. Selects 1 of 2048 word lines. A_{11} - A_{14} : Column Address. Selects 1 of 16 bit lines. A_{15} - A_{18} : Main Block Address. (Boot and Parameter block Addresses are A_{12} - A_{18} .)
DQ ₀ -DQ ₁₅	INPUT/ OUTPUT	DATA INPUT/OUTPUTS: DQ ₀ -DQ ₇ :Inputs data and commands during CUI write cycles; outputs data during memory array, status register and identifier code read cycles. Data pins float to high-impedance when the chip is deselected or outputs are disabled. Data is internally latched during a write cycle. DQ ₈ -DQ ₁₅ :Inputs data during CUI write cycles in ×16 mode; outputs data during memory array read cycles in ×16 mode; not used for status register and identifier code read mode. Data pins float to high-impedance when the chip is deselected, outputs are disabled, or in ×8 mode (Byte#= V_{IL}). Data is internally latched during a write cycle.
CE#	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. CE#-high deselects the device and reduces power consumption to standby levels.
RP#	INPUT	RESET/DEEP POWER-DOWN: Puts the device in deep power-down mode and resets internal automation. RP#-high enables normal operation. When driven low, RP# inhibits write operations which provides data protection during power transitions. Exit from deep power-down sets the device to read array mode. With RP#=V _{HH} , block erase or word/byte write can operate to all blocks without WP# state. Block erase or word/byte write with V _{IH} <rp#<v<sub>HH produce spurious results and should not be attempted.</rp#<v<sub>
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of the WE# pulse.
WP#	INPUT	WRITE PROTECT: Master control for boot blocks locking. When V_{IL} , locked boot blocks cannot be erased and programmed.
BYTE#	INPUT	BYTE ENABLE: BYTE# V_{IL} places device in ×8 mode. All data is then input or output on DQ_{0-7} , and DQ_{8-15} float. BYTE# V_{IH} places the device in ×16 mode, and turns off the A_{-1} input buffer.
RY/BY#	OUTPUT	READY/BUSY#: Indicates the status of the internal WSM. When low, the WSM is performing an internal operation (block erase or word/byte write). RY/BY#-high Z indicates that the WSM is ready for new commands, block erase is suspended, and word/byte write is inactive, word/byte write is suspended, or the device is in deep power-down mode. RY/BY# is always active.
V _{PP}	SUPPLY	BLOCK ERASE AND WORD/BYTE WRITE POWER SUPPLY: For erasing array blocks or writing words/bytes. With $V_{PP} \le V_{PPLK}$, memory contents cannot be altered. Block erase and word/byte write with an invalid V_{PP} (see DC Characteristics) produce spurious results and should not be attempted.
v _{cc}	SUPPLY	DEVICE POWER SUPPLY: Do not float any power pins. With $V_{CC} \le V_{LKO}$, all write attempts to the flash memory are inhibited. Device operations at invalid V_{CC} voltage (see DC Characteristics) produce spurious results and should not be attempted.
GND	SUPPLY	GROUND: Do not float any ground pins.
NC		NO CONNECT: Lead is not internal connected; it may be driven or floated.



2 PRINCIPLES OF OPERATION

The LH28F800BVE-TV85 Smart5 Flash memory includes an on-chip WSM to manage block erase and word/byte write functions. It allows for: 100% TTL-level control inputs, fixed power supplies during block erasure and word/byte write, and minimal processor overhead with RAM-like interface timings.

After initial device power-up or return from deep power-down mode (see Bus Operations), the device defaults to read array mode. Manipulation of external memory control pins allow array read, standby and output disable operations.

Status register and identifier codes can be accessed through the CUI independent of the V_{PP} voltage. High voltage on V_{PP} enables successful block erasure and word/byte writing. All functions associated with altering memory contents-block erase, word/byte write, status and identifier codes-are accessed via the CUI and verified through the status register.

Commands are written using standard microprocessor write timings. The CUI contents serve as input to the WSM, which controls the block erase and word/byte write. The internal algorithms are regulated by the WSM, including pulse repetition, internal verification and margining of data. Addresses and data are internally latch during write cycles. Writing the appropriate command outputs array data, accesses the identifier codes or outputs status register data.

Interface software that initiates and polls progress of block erase and word/byte write can be stored in any block. This code is copied to and executed from system RAM during flash memory updates. After successful completion, reads are again possible via the Read Array command. Block erase suspend allows system software to suspend a block erase to read/write data from/to blocks other than that which is suspend. Word/byte write suspend allows system software to suspend a word/byte write to read data from any other flash memory array location.

	Top Boot	
FFFF F000	4K-word Boot Block	0
EFFF E000	4K-word Boot Block	1
FF 00	4K-word Parameter Block	0
F	4K-word Parameter Block	1
	4K-word Parameter Block	2
	4K-word Parameter Block	3
	4K-word Parameter Block	4
	4K-word Parameter Block	5
	32K-word Main Block	0
	32K-word Main Block	1
	32K-word Main Block	2
	32K-word Main Block	3
	32K-word Main Block	4
	32K-word Main Block	5
	32K-word Main Block	6
	32K-word Main Block	7
	32K-word Main Block	8
	32K-word Main Block	9
	32K-word Main Block	10
	32K-word Main Block	11
	32K-word Main Block	12
	32K-word Main Block	13
	32K-word Main Block	14

Figure 3. Memory Map



2.1 Data Protection

Depending on the application, the system designer may choose to make the V_{PP} power supply switchable (available only when memory block erases or word/byte writes are required) or hardwired to $V_{PPH1/2}$. The device accommodates either design practice and encourages optimization of the processor-memory interface.

When $V_{PP} \le V_{PPLK}$, memory contents cannot be altered. The CUI, with two-step block erase or word/byte write command sequences, provides protection from unwanted operations even when high voltage is applied to V_{PP} . All write functions are disabled when V_{CC} is below the write lockout voltage V_{LKO} or when RP# is at V_{IL} . The device's boot blocks locking capability for WP# provides additional protection from inadvertent code or data alteration by block erase and word/byte write operations. Refer to Table 6 for write protection alternatives.

3 BUS OPERATION

The local CPU reads and writes flash memory in-system. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles.

3.1 Read

Information can be read from any block, identifier codes or status register independent of the V_{PP} voltage. RP# can be at either V_{IH} or V_{HH} .

The first task is to write the appropriate read mode command (Read Array, Read Identifier Codes or Read Status Register) to the CUI. Upon initial device power-up or after exit from deep power-down mode, the device automatically resets to read array mode. Six control pins dictate the data flow in and out of the component: CE#, OE#, WE#, RP#, WP# and BYTE#. CE# and OE# must be driven active to obtain data at the outputs. CE# is the device selection control, and when active enables the selected memory device. OE# is the data output $(\mathrm{DQ_0\text{-}DQ_{15}})$ control and when active drives the selected memory data onto the I/O bus. WE# must be at $\mathrm{V_{IH}}$ and RP# must be at $\mathrm{V_{IH}}$ or $\mathrm{V_{HH}}$. Figure 11, 12 illustrates read cycle.

3.2 Output Disable

With OE# at a logic-high level (V_{IH}), the device outputs are disabled. Output pins (DQ₀-DQ₁₅) are placed in a high-impedance state.

3.3 Standby

CE# at a logic-high level (V_{IH}) places the device in standby mode which substantially reduces device power consumption. DQ_0 - DQ_{15} outputs are placed in a high-impedance state independent of OE#. If deselected during block erase or word/byte write, the device continues functioning, and consuming active power until the operation completes.

3.4 Deep Power-Down

RP# at V_{IL} initiates the deep power-down mode.

In read modes, RP#-low deselects the memory, places output drivers in a high-impedance state and turns off all internal circuits. RP# must be held low for a minimum of 100 ns. Time t_{PHQV} is required after return from power-down until initial memory access outputs are valid. After this wake-up interval, normal operation is restored. The CUI is reset to read array mode and status register is set to 80H.

During block erase or word/byte write modes, RP#-low will abort the operation. RY/BY# remains low until the reset operation is complete. Memory contents being altered are no longer valid; the data may be partially erased or written. Time t_{PHWL} is required after RP# goes to logic-high (V_{IH}) before another command can be written.

As with any automated device, it is important to assert RP# during system reset. When the system comes out of reset, it expects to read from the flash memory. Automated flash memories provide status information when accessed during block erase or word/byte write modes. If a CPU reset occurs with no flash memory reset, proper CPU initialization may not occur because the flash memory may be providing status information instead of array data. SHARP's flash memories allow proper CPU initialization following a system reset through the use of the RP# input. In this application, RP# is controlled by the same RESET# signal that resets the system CPU.



3.5 Read Identifier Codes Operation

The read identifier codes operation outputs the manufacturer code and device code (see Figure 4). Using the manufacturer and device codes, the system CPU can automatically match the device with its proper algorithms.




Figure 4. Device Identifier Code Memory Map

3.6 Write

Writing commands to the CUI enable reading of device data and identifier codes. They also control inspection and clearing of the status register. When V_{CC} =4.5V-5.5V and V_{PP} = $V_{PPH1/2}$, the CUI additionally controls block erasure and word/byte write.

The Block Erase command requires appropriate command data and an address within the block to be erased. The Word/Byte Write command requires the command and address of the location to be written.

The CUI does not occupy an addressable memory location. It is written when WE# and CE# are active. The address and data needed to execute a command are latched on the rising edge of WE# or CE# (whichever goes high first). Standard microprocessor write timings are used. Figures 13 and 14 illustrate WE# and CE# controlled write operations.

4 COMMAND DEFINITIONS

When the V_{PP} voltage $\leq V_{PPLK}$, Read operations from the status register, identifier codes, or blocks are enabled. Placing $V_{PPH1/2}$ on V_{PP} enables successful block erase and word/byte write operations.

Device operations are selected by writing specific commands into the CUI. Table 4 defines these commands.

		Table 3	.1. Bus C)perations	(BYTE#=	$V_{IH})^{(1,2)}$			
Mode	Notes	RP#	CE#	OE#	WE#	Address	V _{PP}	DQ ₀₋₁₅	RY/BY# ⁽³⁾
Read	8	V _{IH} or V _{HH}	V _{IL}	V _{IL}	V _{IH}	X	Х	D _{OUT}	X
Output Disable		V _{IH} or V _{HH}	V _{IL}	V _{IH}	V _{IH}	X	Х	High Z	X
Standby	10	V _{IH} or V _{HH}	V _{IH}	х	х	Х	х	High Z	Х
Deep Power-Down	4,10	V_{IL}	X	X	X	X	X	High Z	High Z
Read Identifier Codes	8	V _{IH} or V _{HH}	V _{IL}	V _{IL}	V _{IH}	See Figure 4	х	Note 5	High Z
Write	6,7,8	V _{IH} or V _{HH}	V _{IL}	V _{IH}	V _{IL}	Х	Х	D _{IN}	X

Table 3.2. Bus Operations(BYTE#= V_{rr})^(1,2)

		1 4010	J	o perati	0110(2011	Zn-+IL				
Mode	Notes	RP#	CE#	OE#	WE#	Address	V_{PP}	DQ ₀₋₇	DQ ₈₋₁₅	RY/BY# ⁽³⁾
Read	8	V _{IH} or V _{HH}	V _{IL}	V _{IL}	V _{IH}	X	X	D _{OUT}	High Z	Х
Output Disable		$egin{array}{c} egin{array}{c} \egin{array}{c} \egin{array}{c} \egin{array}{c} \egin{array}$	V_{IL}	V _{IH}	V _{IH}	X	X	High Z	High Z	Х
Standby	10	$egin{array}{c} egin{array}{c} egin{array}$	V _{IH}	Х	X	X	X	High Z	High Z	Х
Deep Power-Down	4,10	V_{IL}	X	X	X	X	X	High Z	High Z	High Z
Read Identifier Codes	8,9	$V_{ m IH}$ or $V_{ m HH}$	V_{IL}	V _{IL}	V _{IH}	See Figure 4	X	Note 5	High Z	High Z
Write	6,7,8	$egin{array}{c} egin{array}{c} egin{array}$	V_{IL}	V _{IH}	V _{IL}	X	X	D _{IN}	х	х

NOTES:

- Refer to DC Characteristics. When V_{PP}≤V_{PPLK}, memory contents can be read, but not altered.
 X can be V_{IL} or V_{IH} for control pins and addresses, and V_{PPLK} or V_{PPH1/2} for V_{PP}. See DC Characteristics for V_{PPLK} and
- V_{PPH1/2} voltages.

 3. RY/BY# is V_{OL} when the WSM is executing internal block erase or word/byte write algorithms. It is High Z during when the WSM is not busy, in block erase suspend mode (with word/byte write inactive), word/byte write suspend mode or deep power-down mode.
- 4. RP# at GND±0.2V ensures the lowest deep power-down current.
- 5. See Section 4.2 for read identifier code data.
- Command writes involving block erase or word/byte write are reliably executed when $V_{PP}=V_{PPH1/2}$ and $V_{CC}=4.5V-5.5V$. Block erase or word/byte write with V_{IH}<RP#<V_{HH} produce spurious results and should not be attempted.
- 7. Refer to Table 4 for valid D_{IN} during a write operation.
- Never hold OE# low and WE# low at the same timing.
- 9. A_{-1} set to V_{IL} or V_{IH} in byte mode (BYTE#= V_{IL}). 10. WP# set to V_{IL} or V_{IH} .



Table 4	Command	Definitions ⁽⁷⁾)
i ault 4.	Comminant	Deniminons.	-

	Bus Cycles		Fi	irst Bus Cyc	ele	Second Bus Cycle		
Command	Req'd.	Notes	Oper ⁽¹⁾	Addr ⁽²⁾	Data ⁽³⁾	Oper ⁽¹⁾	Addr ⁽²⁾	Data ⁽³⁾
Read Array/Reset	1		Write	X	FFH			
Read Identifier Codes	≥2	4	Write	X	90 H	Read	IA	ID
Read Status Register	2		Write	X	70H	Read	X	SRD
Clear Status Register	1		Write	X	50H			
Block Erase	2	5	Write	BA	20H	Write	BA	D0H
Word/Byte Write	2	5,6	Write	WA	40H or 10H	Write	WA	WD
Block Erase and Word/Byte Write Suspend	1	5	Write	Х	вон			
Block Erase and Word/Byte Write Resume	1	5	Write	Х	D0H			

NOTES:

- 1. BUS operations are defined in Table 3.1 and Table 3.2.
- X=Any valid address within the device.
 IA=Identifier Code Address: see Figure 4. A₋₁ set to V_{IL} or V_{IH} in Byte Mode (BYTE#=V_{IL}).
 BA=Address within the block being erased. The each block can select by the address pin A₁₈ through A₁₂ combination.
 WA=Address of memory location to be written.
- SRD=Data read from status register. See Table 7 for a description of the status register bits.
 WD=Data to be written at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first).
 ID=Data read from identifier codes.
- Following the Read Identifier Codes command, read operations access manufacturer and device codes. See Section 4.2 for read identifier code data.
- 5. If the block is boot block, WP# must be at V_{IH} or RP# must be at V_{HH} to enable block erase or word/byte write operations. Attempts to issue a block erase or word/byte write to a boot block while WP# is V_{IH} or RP# is V_{IH} .
- 6. Either 40H or 10H are recognized by the WSM as the word/byte write setup.
- Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.



4.1 Read Array Command

Upon initial device power-up and after exit from deep power-down mode, the device defaults to read array mode. This operation is also initiated by writing the Read Array command. The device remains enabled for reads until another command is written. Once the internal WSM has started a block erase or word/byte write, the device will not recognize the Read Array command until the WSM completes its operation unless the WSM is suspended via an Erase Suspend or Word/Byte Write Suspend command. The Read Array command functions independently of the V_{PP} voltage and RP# can be V_{IH} or V_{HH} .

4.2 Read Identifier Codes Command

The identifier code operation is initiated by writing the Read Identifier Codes command. Following the command write, read cycles from addresses shown in Figure 4 retrieve the manufacturer and device codes (see Table 5 for identifier code values). To terminate the operation, write another valid command. Like the Read Array command, the Read Identifier Codes command functions independently of the V_{PP} voltage and RP# can be V_{IH} or V_{HH} . Following the Read Identifier Codes command, the following information can be read:

Table 5. Identifier Codes

Code	Address [A ₁₈ -A ₀]	Data [DQ ₇ -DQ ₀]
Manufacture Code	00000Н	вон
Device Code	00001H	4CH

4.3 Read Status Register Command

The status register may be read to determine when a block erase or word/byte write is complete and whether the operation completed successfully. It may be read at any time by writing the Read Status Register command. After writing this command, all subsequent read operations output data from the status register until another valid command is written. The status register contents are latched on the falling edge of OE# or CE#, whichever occurs. OE# or CE# must toggle to V_{IH} before further reads to update the status register latch. The Read Status Register command functions independently of the V_{PP} voltage. RP# can be V_{IH} or V_{HH}.

4.4 Clear Status Register Command

Status register bits SR.5, SR.4, SR.3 or SR.1 are set to "1"s by the WSM and can only be reset by the Clear Status Register command. These bits indicate various failure conditions (see Table 7). By allowing system software to reset these bits, several operations (such as cumulatively erasing multiple blocks or writing several words/bytes in sequence) may be performed. The status register may be polled to determine if an error occurred during the sequence.

To clear the status register, the Clear Status Register command (50H) is written. It functions independently of the applied V_{PP} Voltage. RP# can be V_{IH} or V_{HH} . This command is not functional during block erase or word/byte write suspend modes.

4.5 Block Erase Command

Erase is executed one block at a time and initiated by a two-cycle command. A block erase setup is first written, followed by an block erase confirm. This command sequence requires appropriate sequencing and an address within the block to be erased (erase changes all block data to FFFFH). Block preconditioning, erase, and verify are handled internally by the WSM (invisible to the system). After the two-cycle block erase sequence is written, the device automatically outputs status register data when read (see Figure 5). The CPU can detect block erase completion by analyzing the output data of the RY/BY# pin or status register bit SR.7.

When the block erase is complete, status register bit SR.5 should be checked. If a block erase error is detected, the status register should be cleared before system software attempts corrective actions. The CUI remains in read status register mode until a new command is issued.

This two-step command sequence of set-up followed by execution ensures that block contents are not accidentally erased. An invalid Block Erase command sequence will result in both status register bits SR.4 and SR.5 being set to "1". Also, reliable block erasure can only occur when V_{CC} =4.5V-5.5V and V_{PP} = $V_{PPH1/2}$. In the absence of this high voltage, block contents are protected against erasure. If block erase is attempted while V_{PP} $\leq V_{PPLK}$, SR.3 and SR.5 will be set to "1". Successful block erase for boot blocks requires that the corresponding if set, that WP#= V_{IH} or RP#= V_{HH} . If block erase is attempted to boot block when the corresponding WP#= V_{IL} or RP#= V_{IH} , SR.1 and SR.5 will be set to "1". Block erase operations with V_{IH}



4.6 Word/Byte Write Command

Word/byte write is executed by a two-cycle command sequence. Word/byte write setup (standard 40H or alternate 10H) is written, followed by a second write that specifies the address and data (latched on the rising edge of WE#). The WSM then takes over, controlling the word/byte write and write verify algorithms internally. After the word/byte write sequence is written, the device automatically outputs status register data when read (see Figure 6). The CPU can detect the completion of the word/byte write event by analyzing the RY/BY# pin or status register bit SR.7.

When word/byte write is complete, status register bit SR.4 should be checked. If word/byte write error is detected, the status register should be cleared. The internal WSM verify only detects errors for "1"s that do not successfully write to "0"s. The CUI remains in read status register mode until it receives another command.

Reliable word/byte writes can only occur when V_{CC} =4.5V-5.5V and V_{PP} = $V_{PPH1/2}$. In the absence of this high voltage, memory contents are protected against word/byte writes. If word/byte write is attempted while $V_{PP} \le V_{PPLK}$, status register bits SR.3 and SR.4 will be set to "1". Successful word/byte write for boot blocks requires that the corresponding if set, that WP#= V_{IH} or RP#= V_{HH} . If word/byte write is attempted to boot block when the corresponding WP#= V_{IL} or RP#= V_{IH} , SR.1 and SR.4 will be set to "1". Word/byte write operations with V_{IH} </br>

4.7 Block Erase Suspend Command

The Block Erase Suspend command allows block-erase interruption to read or word/byte write data in another block of memory. Once the block-erase process starts, writing the Block Erase Suspend command requests that the WSM suspend the block erase sequence at a predetermined point in the algorithm. The device outputs status register data when read after the Block Erase Suspend command is written. Polling status register bits SR.7 and SR.6 can determine when the block erase operation has been suspended (both will be set to "1"). RY/BY# will also transition to High Z. Specification twhRZ2 defines the block erase suspend latency.

At this point, a Read Array command can be written to read data from blocks other than that which is suspended. A Word/Byte Write command sequence can also be issued during erase suspend to program data in other blocks. Using the Word/Byte Write Suspend command (see Section 4.8), a word/byte write operation can also be suspended. During a word/byte write operation with block erase suspended, status register bit SR.7 will return to "0" and the RY/BY# output will transition to V_{OL}. However, SR.6 will remain "1" to indicate block erase suspend status.

The only other valid commands while block erase is suspended are Read Status Register and Block Erase Resume. After a Block Erase Resume command is written to the flash memory, the WSM will continue the block erase process. Status register bits SR.6 and SR.7 will automatically clear and RY/BY# will return to V_{OL}. After the Erase Resume command is written, the device automatically outputs status register data when read (see Figure 7). V_{PP} must remain at V_{PPH1/2} (the same V_{PP} level used for block erase) while block erase is suspended. RP# must also remain at V_{IH} or V_{HH} (the same RP# level used for block erase). WP# must also remain at V_{IL} or V_{IH} (the same WP# level used for block erase). Block erase cannot resume until word/byte write operations initiated during block erase suspend have completed.

4.8 Word/Byte Write Suspend Command

The Word/Byte Write Suspend command allows word/byte write interruption to read data in other flash memory locations. Once the word/byte write process starts, writing the Word/Byte Write Suspend command requests that the WSM suspend the word/byte write sequence at a predetermined point in the algorithm. The device continues to output status register data when read after the Word/Byte Write Suspend command is written. Polling status register bits SR.7 and SR.2 can determine when the word/byte write operation has been suspended (both will be set to "1"). RY/BY# will also transition to High Z. Specification t_{WHRZ1} defines the word/byte write suspend latency.

At this point, a Read Array command can be written to read data from locations other than that which is suspended. The only other valid commands while word/byte write is suspended are Read Status Register and Word/Byte Write Resume. After Word/Byte Write Resume command is written to the flash memory, the WSM will continue the word/byte write process. Status register bits SR.2 and SR.7 will automatically clear and RY/BY# will return to V_{OL}. After the Word/Byte Write Resume command is written, the device automatically outputs status register data when read (see Figure 8). Vpp must remain at V_{PPH1/2} (the same V_{PP} level used for word/byte write) while in word/byte write suspend mode. RP# must also remain at V_{IH} or V_{HH} (the same RP# level used for word/byte write). WP# must also remain at V_{IL} or V_{IH} (the same WP# level used for word/byte write).

4.9 Considerations of Suspend

After the suspend command write to the CUI, read status register command has to write to CUI, then status register bit SR.6 or SR.2 should be checked for places the device in suspend mode.

4.10 Block Locking

This Boot Block Flash memory architecture features two hardware-lockable boot blocks so that the kernel code for the system can be kept secure while other blocks are programmed or erased as necessary.

4.10.1 V_{PP}=V_{II} for Complete Protection

The V_{PP} programming voltage can be held low for complete write protection of all blocks in the flash device.

4.10.2 WP#=V_{II} for Block Locking

The lockable blocks are locked when WP#= V_{IL} ; any program or erase operation to a locked block will result in an error, which will be reflected in the status register. For top configuration, the top two boot blocks are lockable. For the bottom configuration, the bottom tow boot blocks are lockable. Unlocked blocks can be programmed or erased normally (Unless V_{PP} is below V_{PPLK}).

4.10.3 WP#=V_{IH} for Block Unlocking

WP#=V_{IH} unlocks all lockable blocks.

These blocks can now be programmed or erased.

WP# controls 2 boot blocks locking and V_{PP} provides protection against spurious writes. Table 6 defines the write protection methods.

Table 6. Write Protection Alternatives

Operation	V _{PP}	RP#	WP#	Effect	
	V_{IL}	X	X	All Blocks Locked.	
Block Erase		V_{IL}	X	All Blocks Locked.	
or	>V _{PPLK}	V_{HH}	X	All Blocks Unlocked.	
Word/Byte Write		V _{IH}	V_{IL}	2 Boot Blocks Locked.	
			V _{IH}	All Blocks Unlocked.	



WSMS	ESS	ES	WBWS	VPPS	WBWSS	DPS	R
7	6	5	4	3	2	1	0
			· · · ·		NOT	ΓES:	
SR.7 = WRITE 1 = Ready 0 = Busy	E STATE MACF	IINE STATUS	S (WSMS)		Y# or SR.7 to rite completion		
1 = Block	E SUSPEND STA Erase Suspended Erase in Progress	ļ					
1 = Error i	E STATUS (ES) n Block Erasure sful Block Erase				and SR.4 are "1" ommand sequence		
1 = Error i	/BYTE WRITE n Word/Byte Wr sful Word/Byte	ite	BWS)				
	CATUS (VPPS) ow Detect, Opera K	ition Abort		The WSM int Block Erase of	t provide a continerrogates and income Word/Byte Writeed to reports	licates the V _{PP} rite command s	level only after sequences. SR.3
(WBW 1 = Word/I	/BYTE WRITE (SS) Byte Write Suspe Byte Write in Pro	ended		V _{PP} ≠V _{PPH1/2} .	teed to reports	accurate reequ	ack only when
	E PROTECT ST r RP# Lock Dete			Erase or Wor	errogates the Wid/Byte Write collepending on the H, RP# is not V _H	mmand sequer e attempted o	nces. It informs
SR.0 = RESER	VED FOR FUT	URE ENHAN	CEMENTS (R)	014.0 15 10501	ved for future us the status register		be masked out




Figure 5. Automated Block Erase Flowchart




Figure 6. Automated Word/Byte Write Flowchart




Figure 7. Block Erase Suspend/Resume Flowchart




Figure 8. Word/Byte Write Suspend/Resume Flowchart



5 DESIGN CONSIDERATIONS

5.1 Three-Line Output Control

The device will often be used in large memory arrays. SHARP provides three control inputs to accommodate multiple memory connections. Three-line control provides for:

- a. Lowest possible memory power dissipation.
- Complete assurance that data bus contention will not occur.

To use these control inputs efficiently, an address decoder should enable CE# while OE# should be connected to all memory devices and the system's READ# control line. This assures that only selected memory devices have active outputs while deselected memory devices are in standby mode. RP# should be connected to the system POWERGOOD signal to prevent unintended writes during system power transitions. POWERGOOD should also toggle during system reset.

5.2 RY/BY#, Block Erase and Word/Byte Write Polling

RY/BY# is a full CMOS output that provides a hardware method of detecting block erase and word/byte write completion. It transitions low after block erase or word/byte write commands and returns to High Z when the WSM has finished executing the internal algorithm.

RY/BY# can be connected to an interrupt input of the system CPU or controller. It is active at all times. RY/BY# is also High Z when the device is in block erase suspend (with word/byte write inactive), word/byte write suspend or deep power-down modes.

5.3 Power Supply Decoupling

Flash memory power switching characteristics require careful device decoupling. System designers are interested in three supply current issues; standby current levels, active current levels and transient peaks produced by falling and rising edges of CE# and OE#. Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 µF ceramic capacitor connected between its V_{CC} and GND and between its V_{PP} and GND. These high-frequency, low inductance capacitors should be placed as close as possible to package leads. Additionally, for every eight devices, a 4.7 µF electrolytic capacitor should be placed at the array's power supply connection between V_{CC} and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductance.

5.4 V_{PP} Trace on Printed Circuit Boards

Updating flash memories that reside in the target system requires that the printed circuit board designer pay attention to the V_{PP} Power supply trace. The V_{PP} pin supplies the memory cell current for word/byte writing and block erasing. Use similar trace widths and layout considerations given to the V_{CC} power bus. Adequate V_{PP} supply traces and decoupling will decrease V_{PP} voltage spikes and overshoots.

5.5 V_{CC}, V_{PP}, RP# Transitions

Block erase and word/byte write are not guaranteed if V_{PP} falls outside of a valid $V_{PPH1/2}$ range, V_{CC} falls outside of a valid 4.5V-5.5V range, or $RP\# \neq V_{IH}$ or V_{HH} . If V_{PP} error is detected, status register bit SR.3 is set to "1" along with SR.4 or SR.5, depending on the attempted operation. If RP# transitions to V_{IL} during block erase or word/byte write, RY/BY# will remain low until the reset operation is complete. Then, the operation will abort and the device will enter deep power-down. The aborted operation may leave data partially altered. Therefore, the command sequence must be repeated after normal operation is restored. Device power-off or RP# transitions to V_{IL} clear the status register.

The CUI latches commands issued by system software and is not altered by V_{PP} or CE# transitions or WSM actions. Its state is read array mode upon power-up, after exit from deep power-down or after V_{CC} transitions below V_{LKO} .

After block erase or word/byte write, even after V_{PP} transitions down to V_{PPLK} , the CUI must be placed in read array mode via the Read Array command if subsequent access to the memory array is desired.

5.6 Power-Up/Down Protection

The device is designed to offer protection against accidental block erasure or word/byte writing during power transitions. Upon power-up, the device is indifferent as to which power supply (V_{PP} or V_{CC}) powers-up first. Internal circuitry resets the CUI to read array mode at power-up.

A system designer must guard against spurious writes for V_{CC} voltages above V_{LKO} when V_{PP} is active. Since both WE# and CE# must be low for a command write, driving either to V_{IH} will inhibit writes. The CUI's two-step command sequence architecture provides added level of protection against data alteration.

WP# provide additional protection from inadvertent code or data alteration. The device is disabled while RP#=V_{IL} regardless of its control inputs state.

5.7 Power Dissipation

When designing portable systems, designers must consider battery power consumption not only during device operation, but also for data retention during system idle time. Flash memory's nonvolatility increases usable battery life because data is retained when system power is removed.

In addition, deep power-down mode ensures extremely low power consumption even when system power is applied. For example, portable computing products and other power sensitive applications that use an array of devices for solid-state storage can consume negligible power by lowering RP# to V_{IL} standby or sleep modes. If access is again needed, the devices can be read following the t_{PHQV} and t_{PHWL} wake-up cycles required after RP# is first raised to V_{IH} . See AC Characteristics— Read Only and Write Operations and Figures 11, 12, 13 and 14 for more information.

6 ELECTRICAL SPECIFICATIONS

6.1 Absolute Maximum Ratings*

Operating Temperature During Read, Block Erase and Word/Byte Write
Storage Temperature65°C to +125°C
Voltage On Any Pin (except V_{CC} , V_{PP} , and RP#)0.5V to +7.0V ⁽²⁾
V _{CC} Supply Voltage0.2V to +7.0V ⁽²⁾
V _{PP} Update Voltage during Block Erase and Word/Byte Write0.2V to +14.0V ^(2,3)
RP# Voltage0.5V to +14.0V ^(2,3)
Output Short Circuit Current100mA ⁽⁴⁾

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

NOTES:

- 1. Operating temperature is for commercial temperature product defined by this specification.
- 2. All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on V_{CC} and V_{PP} pins. During transitions, this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins and V_{CC} is V_{CC} +0.5V which, during transitions, may overshoot to V_{CC} +2.0V for periods <20ns.
- Maximum DC voltage on V_{PP} and RP# may overshoot to +14.0V for periods <20ns.
- Output shorted for no more than one second. No more than one output shorted at a time.

6.2 Operating Conditions

Temperature and V_{CC} Operating Conditions

Symbol	Parameter	Min.	Max.	Unit	Test Condition
T_A	Operating Temperature	0	+70	°C	Ambient Temperature
v_{cc}	V _{CC} Supply Voltage (4.5V-5.5V)	4.5	5.5	V	

6.2.1 CAPACITANCE⁽¹⁾

 $T_{\Delta}=+25^{\circ}\text{C}, f=1\text{MHz}$

Symbol	Parameter	Typ.	Max.	Unit	Condition
C _{IN}	Input Capacitance	7	10	pF	V _{IN} =0.0V
C _{OUT}	Output Capacitance	9	12	pF	V _{OUT} =0.0V

NOTE:

1. Sampled, not 100% tested.

6.2.2 AC INPUT/OUTPUT TEST CONDITIONS




Figure 9. Transient Input/Output Reference Waveform for V_{CC} =4.5V-5.5V




Figure 10. Transient Equivalent Testing Load Circuit

Test Configuration Capacitance Loading Value

Test Configuration	C _L (pF)
V _{CC} =4.5V-5.5V	30



6.2.3 DC CHARACTERISTICS

DC Characteristics

			V _{CC} =5	5V±0.5V		Test
Sym.	Parameter	Notes	Тур.	Max.	Unit	Conditions
I _{LI}	Input Load Current	1		±1	μА	V _{CC} =V _{CC} Max. V _{IN} =V _{CC} or GND
I_{LO}	Output Leakage Current	1		±10	μА	V _{CC} =V _{CC} Max. V _{OUT} =V _{CC} or GND
I_{CCS}	V _{CC} Standby Current	1,3,6, 10	30	100	μА	CMOS Inputs V _{CC} =V _{CC} Max. CE#=RP#=V _{CC} ±0.2V
		1,3,6	0.4	2	mA	TTL Inputs V _{CC} =V _{CC} Max. CE#=RP#=V _{IH}
I _{CCD}	V _{CC} Deep Power-Down Current	1,10		10	μА	RP#=GND±0.2V I _{OUT} (RY/BY#)=0mA
I _{CCR}	V _{CC} Read Current	1,5,6		50	mA	CMOS Inputs V _{CC} =V _{CC} Max., CE#=GND f=8MHz, I _{OUT} =0mA
				65	mA	TTL Inputs V _{CC} =V _{CC} Max., CE#=GND f=8MHz, I _{OUT} =0mA
I _{CCW}	V _{CC} Word/Byte Write Current	1,7		35	mA	V _{PP} =4.5V-5.5V
				30	mA	V _{PP} =11.4V-12.6V
I_{CCE}	V _{CC} Block Erase Current	1,7		30	mA	V _{PP} =4.5V-5.5V
				25	mA	V _{PP} =11.4V-12.6V
I _{CCWS} I _{CCES}	V _{CC} Word/Byte Write or Block Erase Suspend Current	1,2	1	10	mA	CE#=V _{IH}
I_{PPS}	V _{PP} Standby or Read Current	1	±2	±15	μА	$V_{PP} \leq V_{CC}$
I _{PPR}			10	200	μА	V _{PP} >V _{CC}
I _{PPD}	V _{PP} Deep Power-Down Current	1	0.1	5	μА	RP#=GND±0.2V
I _{PPW}	V _{PP} Word/Byte Write Current	1,7		40	mA	V _{PP} =4.5V-5.5V
				30	mA	V _{PP} =11.4V-12.6V
I _{PPE}	V _{PP} Block Erase Current	1,7		25	mA	V _{PP} =4.5V-5.5V
				20	mA	V _{PP} =11.4V-12.6V
I_{PPWS} I_{PPES}	V _{PP} Word/Byte Write or Block Erase Suspend Current	1	10	200	μА	V _{PP} =V _{PPH1/2}



DC Characteristics (Continued)

			V _{CC} =5V±0.5V			
Sym.	Parameter	Notes	Min.	Max.	Unit	Test Conditions
V_{IL}	Input Low Voltage	7	-0.5	0.8	V	
V_{IH}	Input High Voltage	7	0.7 V _{CC}	V _{CC} +0.5	v	
V _{OL}	Output Low Voltage	3,7		0.45	v	V _{CC} =V _{CC} Min. I _{OL} =5.8mA
V _{OH1}	Output High Voltage (TTL)	3,7	2.4		V	V _{CC} =V _{CC} Min. I _{OH} =-2.5mA
V_{OH2}	Output High Voltage (CMOS)	3,7	0.85 V _{CC}		v	V _{CC} =V _{CC} Min. I _{OH} =-2.0mA
			V _{CC} -0.4		v	V _{CC} =V _{CC} Min. I _{OH} =-100μA
V _{PPLK}	V _{PP} Lockout Voltage during Normal Operations	4,7		1.5	v	
V _{PPH1}	V _{PP} Voltage during Word/Byte Write or Block Erase Operations		4.5	5.5	v	
V _{PPH2}	V _{PP} Voltage during Word/Byte Write or Block Erase Operations		11.4	12.6	V	
V _{LKO}	V _{CC} Lockout Voltage		2.0		V	
V_{HH}	RP# Unlock Voltage	8,9	11.4	12.6	V	Unavailable WP#

- 1. All currents are in RMS unless otherwise noted. Typical values at nominal V_{CC} voltage and T_A =+25°C.

 2. I_{CCWS} and I_{CCES} are specified with the device de-selected. If read or word/byte written while in erase suspend mode, the device's current draw is the sum of I_{CCWS} or I_{CCES} and I_{CCR} or I_{CCW}, respectively.
- 3. Includes RY/BY#.
- 4. Block erases and word/byte writes are inhibited when $V_{PP} \le V_{PPLK}$, and not guaranteed in the range between $V_{PPLK}(max)$ and $V_{PPH1}(min)$, between $V_{PPH1}(max)$ and $V_{PPH2}(min)$ and above $V_{PPH2}(max)$.

 5. Automatic Power Savings (APS) reduces typical I_{CCR} to 1mA at 5V V_{CC} in static operation.

 6. CMOS inputs are either $V_{CC}\pm0.2V$ or GND $\pm0.2V$. TTL inputs are either V_{IL} or V_{IH} .

- 7. Sampled, not 100% tested.
- 8. Boot block erases and word/byte writes are inhibited when the corresponding RP#=VIH and WP#=VIL. Block erase and word/byte write operations are not guaranteed with V_{IH} <RP#<V $_{HH}$ and should not be attempted.
- RP# connection to a V_{HH} supply is allowed for a maximum cumulative period of 80 hours.
- 10. BYTE# input level is $V_{CC}\pm0.2V$ in word mode or GND $\pm0.2V$ in byte mode. WP# input level is $V_{CC}\pm0.2V$ or GND $\pm0.2V$.



6.2.4 AC CHARACTERISTICS - READ-ONLY OPERATIONS(1)

 $V_{CC}=4.5V-5.5V$, $T_{\Delta}=0^{\circ}C$ to $+70^{\circ}C$

Sym.	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Read Cycle Time		85		ns
t _{AVOV}	Address to Output Delay			85	ns
t _{ELOV}	CE# to Output Delay	2		85	ns
t _{PHOV}	RP# High to Output Delay			400	ns
t _{GLOV}	OE# to Output Delay	2		45	ns
t _{ELOX}	CE# to Output in Low Z	3	0		ns
t _{EHOZ}	CE# High to Output in High Z	3		55	ns
GLOX	OE# to Output in Low Z	3	0		ns
t _{GHOZ}	OE# High to Output in High Z	3		10	ns
t _{OH}	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		ns
t _{FVOV}	BYTE# and A ₋₁ to Output Delay	3		85	ns
FLOZ	BYTE# Low to Output in High Z	3		30	ns
t _{ELFV}	CE# to BYTE# High or Low	3,4		5	ns

NOTES:

1. See AC Input/Output Reference Waveform for maximum allowable input slew rate.

OE# may be delayed up to t_{ELQV}-t_{GLQV} after the falling edge of CE# without impact on t_{ELQV}.
 Sampled, not 100% tested.

4. If BYTE# transfer during reading cycle, exist the regulations separately. Please inquire with your local SHARP sales office.




Figure 11. AC Waveform for Read Operations




Figure 12. BYTE# timing Waveform



6.2.5 AC CHARACTERISTICS - WRITE OPERATIONS(1)

 V_{CC} =4.5V-5.5V, T_A =0°C to +70°C

Sym.	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Write Cycle Time		85		ns
t _{PHWL}	RP# High Recovery to WE# Going Low	2	1		μs
t _{ELWL}	CE# Setup to WE# Going Low		10		ns
t _{WLWH}	WE# Pulse Width		40		ns
t _{PHHWH}	RP#V _{HH} Setup to WE# Going High	2	100		ns
t _{SHWH}	WP#V _{IH} Setup to WE# Going High	2	100		ns
t _{VPWH}	V _{PP} Setup to WE# Going High	2	100		ns
t _{AVWH}	Address Setup to WE# Going High	3	40		ns
t _{DVWH}	Data Setup to WE# Going High	3	40		ns
twhdx	Data Hold from WE# High		0		ns
t _{whax}	Address Hold from WE# High		5		ns
t _{WHEH}	CE# Hold from WE# High		10		ns
twhwL	WE# Pulse Width High		30		ns
t _{WHRL}	WE# High to RY/BY# Going Low			90	ns
twhGL	Write Recovery before Read		0		ns
t _{OVVL}	V _{PP} Hold from Valid SRD, RY/BY# High Z	2,4	0		ns
OVPH	RP# V _{HH} Hold from Valid SRD, RY/BY# High Z	2,4	0		ns
OVSL	WP# V _{IH} Hold from Valid SRD, RY/BY# High Z	2,4	0		ns
FVWH	BYTE# Setup to WE# Going High	5	40		ns
WHFV	BYTE# Hold from WE# High	5	85		ns

NOTES:

2. Sampled, not 100% tested.

5. If BYTE# switch during reading cycle, exist the regulations separately. Please inquire with your local SHARP sales office.

^{1.} Read timing characteristics during block erase and word/byte write operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.

Refer to Table 4 for valid A_{IN} and D_{IN} for block erase or word/byte write.
 V_{PP} should be held at V_{PPH1/2} (and if necessary RP# should be held at V_{HH}) until determination of block erase or word/byte write success (SR.1/3/4/5=0).




Figure 13. AC Waveform for WE#-Controlled Write Operations

6.2.6 ALTERNATIVE CE#-CONTROLLED WRITES(1)

 V_{CC} =4.5V-5.5V, T_A =0°C to +70°C

Sym.	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Write Cycle Time		85		ns
t _{PHEL}	RP# High Recovery to CE# Going Low	2	1		μs
twlel	WE# Setup to CE# Going Low		0		ns
t _{ELEH}	CE# Pulse Width		50		ns
t _{PHHEH}	RP#V _{HH} Setup to CE# Going High	2	100		ns
t _{SHEH}	WP#V _{IH} Setup to CE# Going High	2	100		ns
t _{VPEH}	V _{PP} Setup to CE# Going High	2	100		ns
t _{AVEH}	Address Setup to CE# Going High	3	40		ns
t _{DVEH}	Data Setup to CE# Going High	3	40		ns
t _{EHDX}	Data Hold from CE# High		0		ns
t _{EHAX}	Address Hold from CE# High		0		ns
t _{EHWH}	WE# Hold from CE# High		0		ns
t _{EHEL}	CE# Pulse Width High		25		ns
t _{EHRL}	CE# High to RY/BY# Going Low			90	ns
t _{EHGL}	Write Recovery before Read		0		ns
t _{OVVL}	V _{PP} Hold from Valid SRD, RY/BY# High Z	2,4	0		ns
t _{OVPH}	RP# V _{HH} Hold from Valid SRD, RY/BY# High Z	2,4	0	,	ns
t _{OVSL}	WP# V _{IH} Hold from Valid SRD, RY/BY# High Z	2,4	0		ns
t _{FVEH}	BYTE# Setup to CE# Going High	5	40		ns
t _{EHFV}	BYTE# Hold from CE# High	5	85		ns

- 1. In systems where CE# defines the write pulse width (within a longer WE# timing waveform), all setup, hold, and inactive WE# times should be measured relative to the CE# waveform.

- Sampled, not 100% tested.
 Refer to Table 4 for valid A_{IN} and D_{IN} for block erase or word/byte write.
 V_{PP} should be held at V_{PPH1/2} (and if necessary RP# should be held at V_{HH}) until determination of block erase or word/byte write success (SR.1/3/4/5=0).
 If BYTE# switch during reading cycle, exist the regulations separately. Please inquire with your local SHARP sales office.




Figure 14. AC Waveform for CE#-Controlled Write Operations






Figure 15. AC Waveform for Reset Operation

Reset AC Specifications

			V _{CC} =4.		
Sym.	Parameter	Notes	Min.	Max.	Unit
t _{PLPH}	RP# Pulse Low Time (If RP# is tied to V _{CC} , this specification is not applicable)		100		ns
t _{PLRZ}	RP# Low to Reset during Block Erase or Word/Byte Write	1,2		12	μs
t _{2VPH}	V _{CC} 2.7V to RP# High	3	100		ns

NOTES:

- 1. If RP# is asserted while a block erase or word/byte write operation is not executing, the reset will complete within 100ns.
- A reset time, t_{PHQV}, is required from the later of RY/BY# going High Z or RP# going high until outputs are valid.
 When the device power-up, holding RP# low minimum 100ns is required after V_{CC} has been in predefined range and also has been in stable there.



6.2.8 BLOCK ERASE AND WORD/BYTE WRITE PERFORMANCE⁽³⁾

 $V_{CC}=5V\pm0.5V$, $T_{A}=0^{\circ}C$ to $+70^{\circ}C$

									5V-5.5V	V _{PP} =11.4	V-12.6V	I
Sym.	Paramet	er	Notes	Typ.(1)	Max.	Typ.(1)	Max.	Unit				
twHQV1	Word/Byte Write Time	32K word Block	2	12.2		8.4		μs				
t _{EHOV1}		4K word Block	2	18.3		17		μs				
	Block Write Time	32K word Block	2,4	0.4		0.28		s				
		4K word Block	2,4	0.08		0.07		s				
t _{WHQV2}	Block Erase Time	32K word Block	2	0.46		0.39		s				
t _{EHOV2}		4K word Block	2	0.26		0.25		S				
t _{WHRZ1}	Word/Byte Write Susper to Read	nd Latency Time		5	6	4	5	μs				
t _{WHRZ2}	Erase Suspend Latency	Γime to Read		9.6	12	9.6	12	μs				

NOTES:

- Typical values measured at T_A=+25°C and nominal voltages. Subject to change based on device characterization.
 Excludes system-level overhead.
 Sampled but not 100% tested.
 All values are in word mode (BYTE#=V_{IL}), those values are double.

Flash memory LH28FXXXBGX/BVX family Data Protection

Noises having a level exceeding the limit specified in the specification may be generated under specific operating conditions on some systems.

Such noises, when induced onto WE# signal or power supply, may be interpreted as false commands, causing undesired memory updating.

To protect the data stored in the flash memory against unwanted overwriting, systems operating with the flash memory should have the following write protect designs, as appropriate:

1) Protecting data in specific block

By setting a WP# to low, only the boot block can be protected against overwriting.

Parameter and main blocks cannot be locked.

System program, etc., can be locked by storing them in the boot block.

When a high voltage is applied to RP#, overwrite operation is enabled for all blocks.

For further information on controlling of WP# and RP#, refer to the specification.

(BGX:See chapter 4.9 and 6.2.7.)(BVX:See chapter 4.10 and 6.2.7.)

2) Data protection through Vpp

When the level of Vpp is lower than VPPLK (lockout voltage), write operation on the flash memory is disabled. All blocks are locked and the data in the blocks are completely write protected.

For the lockout voltage, refer to the specification. (See chapter 4.9 and 6.2.3.)

3) Data protection through RP#

When the RP# is kept low during read mode, the flash memory will be deep-power-down mode, then write protecting all blocks.

When the RP# is kept low during power up and power down sequence such as voltage transition, write operation on the flash memory is disabled, write protecting all blocks. For the details of RP# control, refer to the specification. (See chapter 5.6 and 6.2.7.)

4) Noise rejection of WE#

Consider noise rejection of WE# in order to prevent false write command input.

LH28F800BVE-TV85, FLASH MEMORY, FLASH, NON-VOLATILE MEMORY, FLASH ROM READ ONLY MEMORY, ETOX, BOOT BLOCK