	REVISIONS			
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED	
Α	Technical changes were made in table I. Editorial changes throughout.	1990 AUG 15	W. Heckman	
В	Changes in accordance with NOR 5962-R023-92.	1991 OCT 30	M. Poelking	
С	Changes in accordance with NOR 5962-R189-93.	1993 JUL 07	J. Dupay	
D	Add devices 03, 04, 05, and 06. Editorial changes throughout.	1994 NOV 21	M. Poelking	

		T	HE 0	RIGI	NAL	FIRST	PAG	E OF	THI	S DR.	AWIN	G HA	S BE	EN R	EPLA	CED.				
REV	D	D	D	D	D	D	D	D	D											
SHEET	36	37	38	39	40	41	42	43	44											
REV	D	D	0	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	29	30	31	32	33	34	35
REV ST	ATUS			REV	,		D	D	D	D	D	D	D	D	D	D	D	D	D	D
OF SHE	ETS			SHE	EΤ		1	2	3	4	5	6	7	8	9	10	11	12	13	14
			PREPARED BY Tim Noh						DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444											
STANDARD CI				CHECKED BY Tim Noh																
OF SHEETS  SHEET  PMIC N/A  PREPARED BY Tim Noh  STANDARD CHECKED BY Tim Noh  DRAWING	віт		CROP	-	DI( ESS(		-													
AND AGE	ENCIES	OF T					DATE													
				<u> </u>						SIZE		CAGE	COI			5962-88501				3 35 D 3 14
AMSC N	/ A			REVIS	ION LE	VEL				A		6	120	0		<del></del>				34 35 D D 13 14
										SHEE	Ţ		1		OF		44	1		1

DESC FORM 193

JUL 94

<u>DISTRIBUTION STATEMENT A</u>. Approved for public release; distribution is unlimited.

5962-E035-95

#### 1. SCOPE

1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".

1.2 Part or Identifying Number (PIN). The complete PIN shall be as shown in the following example:



1.2.1 Device type(s). The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Frequency	Circuit function
01 02	M80C186 M80C186	10 MHz 12.5 MHz	16-bit CHMOS microprocessor 16-bit CHMOS microprocessor
03	M80C186XL	20 MHz	16-bit CHMOS microprocessor
04 05	M80C186XL M80C186XL	16 MHz 12.5 MHz	16-bit CHMOS microprocessor 16-bit CHMOS microprocessor
06	M80C186XL	10 MHz	16-bit CHMOS microprocessor

1.2.2 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
Υ	See figure 1	68	Ceramic quad package
Z	CMGA3-P68	68	Pin grid array package

1.2.3 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein). Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

1.3 Absolute maximum ratings.

Voltage on any pin (referenced to GND)	-1.0 V dc to +7.0 V dc
Storage temperature range	-65°C to +150°C
Maximum power dissipation (PD)	1 W
Thermal resistance, junction-to-case (θ <sub>JC</sub> ):	
Case Y	13°C/W
Case Z	See MIL-STD-1835
Junction temperature (T <sub>J</sub> ):	+150°C
Lead temperature (soldering, 5 seconds)	+260°C

1.4 Recommended operating conditions.

Supply voltage (V <sub>CC</sub> ):	
Devices 01, 02	4.75 V dc to 5.25 V dc
Devices 03 - 06	4.5 V dc to 5.5 V dc
Frequency of operation:	
Device type 01	10 MHz
Device type 02	12.5 MHz
Device type 03	20 MHz
Device type 04	16 MHz
Device type 05	12.5 MHz
Device type 06	10 MHz
Case operating temperature range $(T_{\mathbb{C}})$	-55°C to +125°C

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 2

DESC FORM 193A JUL 94

# 9004708 0003575 793

#### 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and bulletin</u>. Unless otherwise specified, the following specification, standards, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

#### **SPECIFICATION**

MILITARY

MIL-I-38535 - Integrated Circuits (Microcircuits) Manufacturing, General Specification for.

**STANDARDS** 

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

MIL-STD-1835 - Microcircuit Case Outlines.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

(Copies of the specification, standards, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

#### 3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-I-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-I-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-I-38535 is required to identify when the QML flow option is used.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) and herein.
  - 3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.2 herein and figure 1.
  - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
  - 3.2.3 Functional block diagrams. The functional block diagrams shall be as specified on figure 3.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table 1.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 3

DESC FORM 193A JUL 94

💻 9004708 0003576 62T 📟

Test	  Symbol	Conditions   -55°C ≤ T <sub>C</sub> ≤ +125°C			Li	Unit	
		<u>1</u> /  unless otherwise specified	type	subgroups	Min Max		
Low level input voltage (Except X1)	  v <sub>IL</sub>		All	1, 2, 3	-0.5	0.2 V <sub>CC</sub>	V
High level input vo <u>ltag</u> e (All except X1, (RES))	V <sub>IH1</sub>		01-02	1, 2, 3	0.2 V <sub>CC</sub>   +1.1   0.2 V <sub>CC</sub>   +0.9	V <sub>CC</sub>  +0.5  V <sub>CC</sub>  +0.5	V
High l <u>eve</u> l input voltage at (RES)	V <sub>IH2</sub>		All	1, 2, 3	3.0	V <sub>CC</sub> +0.5	V
High level input voltage at (ARDY/SRDY)	v <sub>IH3</sub>		01-02	1, 2, 3	  0.2 V <sub>CC</sub>  +1.3	V <sub>CC</sub>  +0.5	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Low level output voltage	  V <sub>OL</sub> 	$I_{OL}$ = 2.5 mA for $\overline{SO}$ - $\overline{S2}$ $I_{OL}$ = 2.0 mA for all other outputs	All	1, 2, 3		0.45	V
High level output voltage	VOH	I <sub>OH</sub> = -200 μA at 0.8 V <sub>CC</sub>	01-02	1, 2, 3	0.8 V <sub>CC</sub>	2/ VCC	V
High level output voltage	VOH	I <sub>OH</sub> = -200 μA at V <sub>CC</sub> - 0.5 V	03-06	1, 2, 3	V <sub>CC</sub>   - 0.5 V	<u>2</u> /  V <sub>CC</sub>	V
High level output voltage	VOH	I <sub>OH</sub> = -2.4 mA at 2.4 V	All	1, 2, 3	2.4	2/ VCC	٧
Power supply current <u>3</u> /	I <sub>ICC</sub>	V <sub>CC</sub> = Max <u>4</u> /	01 02 03 04 05	1, 2, 3		140 160 100 90 80 70	mA
Input leakage current	IIL	0.45 V < V <sub>IN</sub> < V <sub>CC</sub>	All	1, 2, 3		±10	μΑ
Output leakage current	I <sub>OL</sub>	0.45 V < V <sub>OUT</sub> < V <sub>CC</sub> <u>5</u> /   At 0.5 MHz	All	1, 2, 3		±10	μA
Low level clock output	V <sub>CLO</sub>	I <sub>CLO</sub> = 4.0 mA	01-02 03-06	1, 2, 3		0.5	V
High level clock output voltage	v <sub>СНО</sub>	I <sub>CHO</sub> = -500 μA	01-02	1, 2, 3	0.8 V <sub>CC</sub>		V
Low level clock input	V <sub>CL</sub> I		All	1, 2, 3	-0.5	+0.6	V

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 4

9004708 0003577 566 📟

Test	Symbol	Conditions   -55°C ≤ T <sub>C</sub> ≤ +125°C	Device	Group A	L	imits	Unit
		$\frac{1}{2}$	type	subgroups	Min	Max	
High level clock input voltage (X1)	v <sub>CHI</sub>		All	1, 2, 3	3.9	V <sub>CC</sub> +0.5	V
Functional tests		See 4.3.1d	   A11	7, 8			
Input capacitance	CIN	  See 4.3.1c, f = 1 MHz	All	4		10	pF
1/0 capacitance	c <sub>10</sub>	See 4.3.1c, f = 1 MHz	All	4		20	pF
Data in set-up (A/D)	   tovcl   	See figure 4	01-02 03 04-06	9, 10, 11	20 10 15		ns
Data in hold (A/D)	t <sub>CLDX</sub>		01-02	9, 10, 11	5 3		ns
6/ ARDY resolution transition set-up time	t ARYCH		01-02 03 04-06	9, 10, 11	20 10 15		ns
Asynchronous ready (ARDY) set-up time	tarylcl		01-02 03 04-06	9, 10, 11	30   15   25		ns
ARDY active hold time	tCLARX		01-02 03 04-06	9, 10, 11	   15   10   15		ns
ARDY inactive hold time	<sup>t</sup> ARYCHL	-   	01-02 03 04-06	9, 10, 11	15   10   15		ns
Synchronous ready (SRDY) transition set-up time	tSRYCL		01-02 03 04-06	9, 10, 11	20 10 15		ns
SRDY transition hold time	tCLSRY	-     	01-02 03 04-06	9, 10, 11	20 10 15		ns
Hold set-up <u>6</u> /	tHVCL	-    	01-02 03 04-06	9, 10, 11	20 10 15		ns
See footnotes at end of tak	le.		<u> </u>				
STA	NDARD		SIZE		<u></u>		5962-885

🔳 9004708 0003578 4T2 🖿

Test	Symbol	Conditions   -55°C ≤ T <sub>C</sub> ≤ +125°C	Device	Group A	Limits		Unit
	į Į	unless otherwise specified	type	subgroups	Min	Max	1
INT <sub>X</sub> , NMI, $\frac{6}{\text{TEST}}$ , TMRIN set-up time	tINVCH	See figure 4	01-02 03 04-06	9, 10, 11	20 10 15		ns
6/ DRQO, DRQ1, set-up time	†INVCL		01-02 03 04-06	9, 10, 11	20   10   15		ns
Address valid delay	t <sub>CLAV</sub>	1	01	9, 10, 11	5	50	ns
			02	9, 10, 11	5	37	ns
			03	9, 10, 11	1	27	ns_
			04	9, 10, 11	1	33	ns
			05	9, 10, 11	3	36	ns
			06	9, 10, 11	3	44	ns
Address hold	t <sub>CLAX</sub>		01-02 03-06	9, 10, 11	0 0 <u>2</u> /		ns
Address float delay	t <sub>CLAZ</sub>	-   	01	9, 10, 11	t <sub>CLAX</sub>	30	ns
			02	9, 10, 11	tCLAX	25	ns
	 		03-04	  9, 10, 11	t <sub>CLAX</sub>	20	ns
			05	9, 10, 11	tCLAX	25	ns
			06	9, 10, 11	tCLAX	30	ns
Command lines float	t <sub>CHCZ</sub>	-	01	9, 10, 11		40	ns
delay			02	9, 10, 11	 	33	ns
			03	9, 10, 11		25	ns
	ĺ		04	9, 10, 11	1	28	ns
	İ		ĺ	9, 10, 11		33	ns
			1	9, 10, 11		40	ns

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88501
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 6

DESC FORM 193A JUL 94

## **■ 9004708 0003579 339 ■**

Test	Symbol	Conditions -55°C ≤ T <sub>C</sub> ≤ +125°C	Device	Group A	Lir	nits	Unit
		unless otherwise specified	type	subgroups	Min	Max	
formand lines valid	tencv	See figure 4	01	9, 10, 11	1	45	ns
delay (after float)			02	9, 10, 11		37	ns
			03	9, 10, 11		26	ns
			04	9, 10, 11	1	32	ns
	ļ		05	9, 10, 11	<u> </u>	36	ns
			06	9, 10, 11	<u> </u>	44	ns
ALE width	t <sub>LHLL</sub>		01-02 03-06	9, 10, 11	t <sub>CLCL-30</sub>		ns
ALE active delay	  t <sub>CHLH</sub>		01	9, 10, 11	<u> </u>	30	ns
			02	9, 10, 11	<u> </u> 	25	ns
			03-04	9, 10, 11	<u> </u>	20	ns
			05	9, 10, 11	<u> </u> 	25	ns
			06	9, 10, 11		30	ns
ALE inactive delay	 E inactive delay  t <sub>CHLL</sub>		01	9, 10, 11		30	ns
		02	9, 10, 11		25	ns	
			03-04	9, 10, 11		20	ns
•	ļ		05	9, 10, 11		25	ns
			06	9, 10, 11		30	ns
Address hold to ALE inactive	t <sub>LLAX</sub>		01	9, 10, 11			ns
			02	9, 10, 11	tCHCL-15		ns
	ĺ	   Equal loading	03		tCHCL-10		ns
	İ	See figure 4	04-06		tCHCL-15		ns
Data valid delay	tCLDV	See figure 4	01	9, 10, 11	5	40	ns
	İ		02	9, 10, 11	5	36	ns
	İ		03	9, 10, 11	1	27	ns
		İ	04	9, 10, 11	1	33	ns
	İ	İ	05	9, 10, 11	3	36	ns
See footnotes at end of	i table.	<u> </u>	06	9, 10, 11	3	40	ns
	,			·			
MICROCI	TANDARD RCUIT DR		SIZE A				5962-885
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444				DEVICE	ON LEVE	. 1	SHEET

**9004708 0003580 050** 

Test	Symbol			Device Group A		Limits	
		unless otherwise specified	type	subgroups	Min	Max	
Data hold time	tCLDOX	See figure 4	01-02 03-04 05-06	9, 10, 11	3 1 3		ns
Data hold after WR	t <sub>WHD</sub> x		01	9, 10, 11	tCLCL-34		ns
(min)		ļ	02	9, 10, 11	tCLCL-20		ns
		Equal loading See figure 4	03	9, 10, 11	tCLCL-15		ns
		See Figure 4	04-05	9, 10, 11	t <sub>CLCL-20</sub>		ns
			06	9, 10, 11	tCLCL-34		ns
WR inactive to DEN	t <sub>WHDEX</sub>	  See figure 4	01-02	  9, 10, 11 	  tclcH-10		ns
	j	Equal loading See figure 4	03-06	9, 10, 11	tCLCH-10		ns
WR inactive to ALE high	twHLH	See figure 4	01-02	9, 10, 11	tCLCH-14		ns
ALL ITIGII		Equal loading See figure 4	03-06	9, 10, 11	t <sub>CLCH-14</sub>		ns
Control active delay 1	tcvctv	See figure 4	01	9, 10, 11	3	56	ns
			02	9, 10, 11	3	47	ns
			03	9, 10, 11	1	22	ns
			04	9, 10, 11	1	31	ns
	1		05	9, 10, 11	3	37	ns
		_	06	9, 10, 11	3	44	ns
Control active delay 2	t <sub>CHCTV</sub>		01	9, 10, 11	5	44	ns
			02	9, 10, 11	5	37	ns
	ļ		03	9, 10, 11	11	22	ns
			04	9, 10, 11	1	31	ns
	<b>!</b>		05	9, 10, 11	3	37	ns
			06	9, 10, 11	3	44	n <u>s</u>

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88501
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 8

DESC FORM 193A JUL 94

9004708 0003581 T97 🖿

Test	Symbol	Conditions -55°C ≤ T <sub>C</sub> ≤ +125°C	Device	Group A	Lin	nits	Unit
		unless otherwise specif	ied type	subgroups	Min	Max	
Control inactive delay	tcvctx	See figure 4	01	9, 10, 11	3	44	ns
			02	9, 10, 11	3	37	ns
			03	9, 10, 11	11	25	ns
			04	9, 10, 11	1	31	ns
	ļ		05	9, 10, 11	3	37	ns
			06	9, 10, 11	3	44	ns
DEN inactive delay	tcVDEX		01	9, 10, 11	5	56	ns
(nonwrite cycle)			02	9, 10, 11	5	47	ns
			03	9, 10, 11	1	22	ns
			04	9, 10, 11	1	31	ns
			05	9, 10, 11	3	37	ns
3/			06	9, 10, 11	3	44	ns
$\frac{2}{\text{Address float to }\overline{\text{RD}}}$ active	t <sub>AZRL</sub>		All	9, 10, 11	0	 	ns
RD active delay	t <sub>CLRL</sub>	-   	01	9, 10, 11	5	44	ns
			02	9, 10, 11	5	37	ns
			03	9, 10, 11	1	27	ns
			04	9, 10, 11	1	31	ns
			05	9, 10, 11	3	37	ns
		_	06	9, 10, 11	3	44	ns
RD inactive delay	tCLRH		01	9, 10, 11	5	44	ns
			02	9, 10, 11	5	37	ns
			03	9, 10, 11	1	27	ns
			04	9, 10, 11	1	31	ns
	İ		05	9, 10, 11 	3	37	ns
		See figure 4	06	9, 10, 11	3  tclcH-14	44	ns
RD inactive to ALE high	<sup>t</sup> RHLH	Equal loading See fig		<u> </u>	tCLCH-14	1	ns
See footnotes at end of	i table.		<u> </u>		1	<u> </u>	
S	TANDARD	18.00	SIZE				5962-885

## **■ 9004708 0003582 923 ■**

Test	Symbol		Device	   Group A	<u>L</u> i	imits	 _  Unit
			type	subgroups	Min	Max	
RD inactive to address active (min)	t <sub>RHAV</sub>	See figure 4	01	9, 10, 11	tCLCL-40		ns
active (min)			02	9, 10, 11	tcLCL-20		ns
		Equal loading See figure 4	03-06	9, 10, 11	t <sub>CLCL-15</sub>		ns
HLDA valid delay	t <sub>CLHAV</sub>	See figure 4	01	9, 10, 11	3	40	ns
			02	9, 10, 11	3	33	ns
			03	9, 10, 11	1	22	ns
			04	9, 10, 11	1	25	ns
			05	9, 10, 11	3	33	ns
	ļ	.]	06	9, 10, 11	3	40	ns
RD pulse width (min)	t <sub>RLRH</sub>		01	9. 10. 11	2t <sub>CLCL-46</sub>		ns
			02	9, 10, 11	2tCLCL-40		ns
			03	9, 10, 11	2t <sub>CLCL-20</sub>		ns
			04-05	9, 10, 11	2t <sub>CLCL-25</sub>		ns
			06	9, 10, 11	2t <sub>CLCL-30</sub>		ns
WR pulse width (min)	twLWH		01	9, 10, 11	2t <sub>CLCL-34</sub>		ns
			02	9, 10, 11	2t <sub>CLCL-30</sub>		ns
		<u> </u>	03	9, 10, 11	2t <sub>CLCL</sub> -20		ns
			04-05	9, 10, 11	2t <sub>CLCL-25</sub>		ns
			06	9, 10, 11	2t <sub>CLCL-30</sub>		ns
Address valid to ALE low (min)	tAVLL		01	9, 10, 11	tCLCH-19		ns
10# (mill)			02	9, 10, 11	t <sub>CLCH-15</sub>		ns
		Equal loading See figure 4	03	9, 10, 11	tCLCH-10		ns
		Jee Tigure 4	04-05	9, 10, 11	t <sub>CLCH-15</sub>		ns
			06	9, 10, 11	tCLCH-18	<u> </u>	ns

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88501
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 10

DESC FORM 193A JUL 94

■ 7004708 0003583 86T ■

Test Symbo			Device		Limits		_ Unit
		unless otherwise specified	type	subgroups	Min	Max	
Status active delay	t <sub>CHSV</sub>	See figure 4	01	9, 10, 11	5	45	ns
			02	9, 10, 11	5	35	ns
			03	9, 10, 11	1	25	ns
			04	9, 10, 11	1	31	ns
			05	9, 10, 11	3	35	ns
			06	9, 10, 11	3	45	ns
tatus inactive delay	tCLSH		01	9, 10, 11	5	50	ns_
			02	9, 10, 11	5	35	ns
			03	9, 10, 11	1	25	ns
	ļ Į		04	9, 10, 11	1	30	ns
			05	9, 10, 11	3	35	ns
			06	9, 10, 11	3	46	ns
imer output delay	† CLTMV	C <sub>L</sub> = 100 pF maximum   at 10 MHz See figure 4	01	9, 10, 11		48	ns
		  See figure 4	02	9, 10, 11		40	ns
			03	9, 10, 11		22	ns
	1		04	9, 10, 11		27	ns
·			05	9, 10, 11		33	ns
			06	9, 10, 11		40	ns
eset delay	  t <sub>CLRO</sub>		01	9, 10, 11	M. 11-7	48	ns
			02	9, 10, 11		40	ns
			03	9, 10, 11		22	ns
			04	9, 10, 11		27	ns
			05	9, 10, 11		33	ns
			06	9, 10, 11		40	ns
ueue status delay	tcHQSV	-       	01-02 03 04 05 06	9, 10, 11		28   27   30   32   37	ns

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88501
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 11

DESC FORM 193A JUL 94

**9**004708 0003584 7T6

Test	Symbol	Conditions -55°C ≤ T <sub>C</sub> ≤ +125°C	Device	Group A	] <u>L</u> :	imits	_ Unit
	<u> </u>	unless otherwise specified	type	subgroups	Min	Max	
RES set-up	tRESIN	See figure 4	03-06	9, 10, 11	15		ns
Status hold time	t <sub>CHDX</sub>		01-02	9, 10, 11	5		ns
Address valid to clock high	tavch		A11	9, 10, 11	0		ns
LOCK valid/invalid	t <sub>CLLV</sub>		01	9, 10, 11	3	45	ns
delay			02	9, 10, 11	3	40	ns
			03	9, 10, 11	1	22	ns
			04	9, 10, 11	1	35	ns
			05	9, 10, 11	3	37	ns
		<u> </u> -	06	9, 10, 11	3	40	ns
DEN inactive to DT/R low	t <sub>DXDL</sub>	Equal loading See figure 4	01-02	9, 10, 11	0		ns
Chip-select active	tCLCSV		01	9, 10, 11		45	ns
delay			02	9, 10, 11	1	33	ns
	!		03	9, 10, 11	1	25	ns
			04	9, 10, 11	1	30	ns
			05	9, 10, 11	3	33	กร
		_	06	9, 10, 11	3	42	ns
Chip-select hold from command inactive	t <sub>CXCSX</sub>	Equal loading See figure 4	01-02	9, 10, 11  9, 10, 11	tCLCH-10 tCLCH-10		ns
Chip-select inactive	t <sub>CHCSX</sub>	See figure 4	01	9, 10, 11	5	40	ns
delay			02	9, 10, 11	5	36	ns
			03	9, 10, 11	1	20	ns
			04	9, 10, 11	1	35	ns
			05	9, 10, 11	3	30	ns
			06	9, 10, 11	3	35	l ns

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88501
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 12

DESC FORM 193A JUL 94

## **9** 9004708 0003585 632 **11**

TABLE I. Electrical performance characteristics - Continued. Conditions  $-55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C}$ Unit Symbol Device Group A Limits Test subgroups type Min Max unless otherwise specified 9, 10, 11 1000 50 See figure 4 01 ns CLKIN period tCKIN 1000 40 02 9, 10, 11 ns 9, 10, 11 25 Inf 03 ns 31.25 Inf 9, 10, 11 04 ns Inf 9, 10, 11 40 05 ns Inf 9, 10, 11 50 ns 06 01-02 | 9, 10, 11 25 ns RD valid to Clock high TRVCH กร 01-02 9, 10, 11 Chip select valid to ALE T<sub>CLCH</sub>-14 TCSVLL See figure 4 5 A11 9, 10, 11 ns 3.5 V to 1.0 V CLKIN fall time 2/ <sup>t</sup>CKHL 2/ 5 1.0 V to 3.5 V All 9, 10, 11 ns CLKIN rise time tCKLH See figure 4 <u>7</u>/ 9, 10, 11 23 ns @ 1.5 V 01 CLKIN low time t<sub>CLCK</sub> See figure 4 <u>7</u>/ <u>8</u>/ 02 9, 10, 11 18 ns 10 Inf 03 9, 10, 11 ns Inf 04 9, 10, 11 13 ns 05 9, 10, 11 16 Inf ns Inf 06 9, 10, 11 20 ทร 01 9, 10, 11 23 ns CLKIN high time <sup>t</sup>CHCK 02 9, 10, 11 18 ns 10 Inf 9, 10, 11 ns 03 13 Inf 9, 10, 11 04 ns 05 9, 10, 11 16 Inf ns

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE		5962-88501
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 13

06

9, 10, 11

Inf

กร

20

DESC FORM 193A JUL 94

**9004708 0003586 579** 

Test	Symbol	Conditions $-55^{\circ}C \leq T_{C} \leq +125^{\circ}C$	Device Group A type subgroups		Limits		Unit
		$\frac{1}{2}$		Min	Max		
CLKIN to CLKOUT skew	tcico	See figure 4	01	9, 10, 11		25	กร
			02	9, 10, 11	<u> </u>	21	ns
	ļ		03-04	9, 10, 11	<u> </u>	17	ns
			05	9, 10, 11		21	ns
			06	9, 10, 11		25	ns
CLKOUT period	tclcl		01	9, 10, 11	100	2000	ns
		<u> </u>	02	9, 10, 11	80	2000	ns_
			03	9, 10, 11	50	Inf	ns
	ļ		04	9, 10, 11	62.5	Inf	ns
			05	9, 10, 11	80	Inf	ns
			06	9, 10, 11	100	Inf	ns
CLKOUT low time	<sup>t</sup> CLCH	@ 1.5 V See figure <u>4</u> / <u>7</u> /	01	9, 10, 11	0.5t <sub>CLCL-8</sub>		ns
			02	9, 10, 11	0.5t <sub>CLCL-7</sub>		ns
		C <sub>L</sub> = 100 pF	03-05	9, 10, 11	0.5t <sub>CLCH-5</sub>		ns
	i   		06	9, 10, 11	0.5t <sub>CLCH-6</sub>		ns
CLKOUT high time	tcHCL	@ 1.5 V See figure <u>4</u> / <u>7</u> /	01	9, 10, 11	0.5t <sub>CLCL-8</sub>		ns
			02	9, 10, 11	0.5t <sub>CLCL-7</sub>		ns
		C <sub>L</sub> = 100 pF	03-05	9, 10, 11	0.5t <sub>CLCH-5</sub>	1	ns
			06	9, 10, 11	0.5t <sub>CLCH-6</sub>		ns
CLKOUT rise time	t <sub>CH1CH2</sub>	1.0 V to 3.5 V		9, 10, 11		10	ns
		See figure 4 <u>7</u> / 	03	9, 10, 11		10	1
CLKOUT fall time	t <sub>CL2CL1</sub>	  3.5 V to 1.0 V	01-02	9, 10, 11		10	ns
	522521	See figure 4 <u>7</u> /		9, 10, 11		10	Ţ

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88501
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 14

DESC FORM 193A JUL 94

# **9**004708 0003587 405 🖿

#### TABLE I. <u>Electrical performance characteristics</u> - Continued.

1/ Device types 1 and 2 are equal to  $V_{CC}$  = 5.0 V ±5% and device types 3 through 6 are equal to  $V_{CC}$  = 5.0 V ±10%.


All timings are measured at 1.5 V and 100 pF loading on CLKOUT unless specified. For device types 1 the outputs are measured with  $C_1=50$  – 200 pF (10 MHz), for device type 2  $C_L=50$  – 100 pF (12.5 MHz). For devices 3 through 6, all output test conditions are with  $C_L=50$  pF unless noted. For ac tests, input  $V_{\rm IL}=0.45$  V and  $V_{\rm IH}=2.4$  V except at X1 where  $V_{\rm IH}=V_{\rm CC}$  – 0.5 V. See figure 4.

- $\underline{2}/$  Guaranteed if not tested to the limits specified.
- 3/ Power save current (IpS) at +25°C with  $V_{CC}$  = 5.0 V is typically 10 mA per MHz + 20 mA.
- 4/ Current is measured with the device in RESET with X1 and X2 driven and all other nonpower pins open.
- 5/ Pins being floated during HOLD or by invoking the ONCE mode.
- 6/ To guarantee recognition at next CLK.
- Voltages indicated refer to voltage measurements on waveforms on figure 4.
- 8/ t<sub>CLCK</sub> and t<sub>CKCK</sub> (CLKIN low and high times) should not have a duration less than 45 percent of t<sub>CKIN</sub>.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88501
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 15

DESC FORM 193A JUL 94

**--** 9004708 0003588 341 **--**




**9**004708 0003589 288 **3** 

	Dimensions						
Symbol	Inch	es	Mill	meters			
	Min	Max	Min	<u>Max</u>			
A	.080	.106	2.03	2.69			
<u>B</u>	.016	.020	0.41	0.51			
В1	.040	.060	1.02	1.52			
B <sub>2</sub>	.030	.040	0.76	1.02			
Вз	.005	.020	0.13	0.51			
<u> </u>	.008	.012	0.20	0.31			
D	1.640	1.870	41.66	47.50			
D <sub>1</sub>	.935	.970	23.75	24.64			
D <sub>2</sub>	.800 BSC		20.32 BS	c			
e <sub>1</sub>	.050 BSC		1.27 BS	С			
<u>L</u>	.375	.450	9.53	11.43			
L <sub>1</sub>	.040	.060	1.02	1.52			
N	68			68			
S	.066	.087	1.68	2.21			
S <sub>1</sub>	.050		1.27				

FIGURE 1. Case outline Y - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88501
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 17

# ■ 7004708 0003590 TTT ■



**= 9004708 0003591, 936 ==** 

Caca	outli	no 7
Lase	OH L 1 1	ne /

Symbol	Location	Sumbo 1	Location	  Symbol	Location
	Location	Symbol	Location 	<b>1</b>	Location
VCC. VCC	F1, F11	A16/S3	A2	RD/QSMD	A5
VSS. VSS	L6, A6	AD15	B1	ARDY	В9
Reset	B8	AD14	C1	SRDY	C11
X1, X2	B7, A7	AD13	D1	LOCK	D10
CLKOUT	A8	AD12	E1	<u>50</u>	A10
RES	L5	AD11	F2	<u>51</u>	B10
TEST	D11	AD10	G2	<u>\$2</u>	A9
TMR IN O	L3	AD9	H2	H <b>O</b> LD	C10
TMR IN 1	К3	AD8	J2	(input)	
TMR OUT O	L4	AD7	82	HLDA	<b>B</b> 11
TMR OUT 1	K4	AD6	C2	(output)	
DRQO	L2	AD5	D2	<del>ucs</del>	L10
DRQ1	K2	AD4	E2	LCS	К9
NM1	E10	AD3	G1	MCSO-3	J10, J11
INTO, INT1	E11, F10	AD2	   H1	PCS0	K10, K11 K5
INT2/INTAO	G10	AD1	J1	PCS1-4	K6,L7,K7,L8
INT3/INTA1	G11	AD0	К1	PCS5/A1	   к8
A19/S6	В4	BHE/S7	A4	PCS6/A2	   L9
A18/S5	А3	ALE/QSO	B6	DT/R	H10
  A17/S4 	В3	WR/QS1	   B5 	DEN	H11




FIGURE 2. Terminal connections - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88501
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 19

### **= 9004708 0003592 872 =**

FIGURE 3. Functional block diagram.

HCSD-3

PCS0-4

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 20

DESC FORM 193A JUL 94

# **9004708 0003593 709**






FIGURE 3. Functional block diagram. - Continued

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 21

### **==** 9004708 0003594 645 📻



■ 9004708 0003595 581 **■** 



### NOTES:


- 1. Following a write cycle, the local bus is floated by the devices only when the devices enters a "hold acknowledge" state.
- 2. INTA occurs one clock later in slave-mode.
- 3. Status inactive just prior to  $T_4$ .
  4. Latched A1 and A2 have the same timings as  $\overline{PCS5}$  and  $\overline{PCS6}$ .
- 5. For write cycle followed by read.

FIGURE 4. Timing waveforms - Continued.

STAWARDANDED  MIMEOCTARVIDE DAVANGENG DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88501
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 23

DESC FORM 193A **JUL 94** 

#### 9004708 0003596 418 📟







FIGURE 4. Timing waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 24

### **=** 9004708 0003597 354 **=**



**- 9004708 0003598 290** 




FIGURE 4. <u>Timing waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88501
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 26

# **= 7004708 0003599 127 =**




FIGURE 4. <u>Timing waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88501
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 27

**■** 9004708 0003600 779 **■** 

- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103 (see 6.6 herein).
- 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change</u>. Notification of change to DESC-EC shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
  - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
  - a. Burn-in test, method 1015 of MIL-STD-883.
    - (1) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
    - (2)  $T_A = +125$ °C, minimum.
  - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (method 5005)	1, 2, 3, 4, 7, 8, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	2, 8A, 10

<sup>\*</sup> PDA applies to subgroup 1.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88501
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 28

**-** 9004708 0003601 605 **-**

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

#### 4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table 1, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 ( $C_{\rm IN}$  and  $C_{\rm OUT}$  measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance. A minimum sample size of five devices with zero rejects shall be required
- d. Subgroups 7 and 8 functional testing shall include verification of the instruction set (see Table III).
- 4.3.2 Groups C and D inspections.
  - a. End-point electrical parameters shall be as specified in table II herein.
  - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
    - (1) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
    - (2)  $T_A = +125$ °C, minimum.
    - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein).
  - NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88501
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 29

DESC FORM 193A JUL 94

**-** 9004708 0003602 54] **-**

	TABLE III. <u>Instruction set summary</u> .	T	T
Function	Format	Clock	Comments
Data transfer MOV = Move:			
Register to register/memory	1 0 0 0 1 0 0 w mod reg r/m	2/12	
Register/memory to register	1 0 0 0 1 0 1 w mod reg r/m	2/9	
Immediate to register/memory	1 1 0 0 0 1 1 w $\mod 0$ 0 0 r/m $data data if w = 1$	12-13	8/16-bit
Immediate to register	1 0 1 1 w reg data data if w = 1	3-4	8/16-bit
Memory to accumulator	1 0 1 0 0 0 0 w addr-low addr-high	9	
Accumulator to memory	1 0 1 0 0 0 1 w addr-low addr-high	8	
Register/memory to segment register	1 0 0 0 1 1 1 0 mod 0 reg r/m	2/9	
Segment register to register/memory	10001100 mod 0 reg r/m	2/11	
PUSH = Push: Memory	1 1 1 1 1 1 1 1 mod 1 1 0 r/m	16	
Register	0 1 0 1 0 reg	10	İ
Segment register	0 0 0 reg 1 1 0	9	
Immediate	$0 \ 1 \ 1 \ 0 \ 1 \ 0 \ s \ 0$ data data if $s = 0$	10	
PUSHA = Push All	0 1 1 0 0 0 0 0	36	
POP = Pop: Memory	1 0 0 0 1 1 1 1 mod 0 0 0 r/m	20	
Register	0 1 0 1 1 reg	10	į
Segment register	0 0 0 reg 1 1 1 (reg # 01)	8	
POPA = Pop All	0 1 1 0 0 0 0 1	51	į
XCHG = Exchange: Register/memory with register	1 0 0 0 0 1 1 w mod reg r/m	4/17	
Register with accumulator	1 0 0 1 0 reg	3	
<pre>IN = Input from: Fixed port</pre>	1 1 1 0 0 1 0 w port	10	
Variable port	1 1 1 0 1 1 0 w	8	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 30

# 9004708 0003603 488

	TABLE III. <u>Instruction set summary</u> - Continued.	T	1
Function	Format	Clock cycles	Comments
OUT = Output to: Fixed port	1110011w port	9	
Variable port	1 1 1 0 1 1 i w	7	
XLAT = Translate byte to AL	1 1 0 1 0 1 1 1	11	
LEA = Load EA to register	1 0 0 0 1 1 0 1 mod reg r/m	6	
LDS = Load pointer to DS	1 1 0 0 0 1 0 1 mod reg r/m (mod ≠ 11)	18	
LES - Load pointer to ES	1 1 0 0 0 1 0 0 mod reg r/m (mod # 11)	18	
LAHF = Load AH with flags	1 0 0 1 1 1 1 1	2	
SAHF = Store AH into flags	1 0 0 1 1 1 1 0	3	
PUSHF = Push flags	1 0 0 1 1 1 0 0	9	
POPF = Pop flags	1 0 0 1 1 1 0 1	8	
SEGMENT = Segment Override: CS	0 0 1 0 1 1 1 0	2	
22	0 0 1 1 0 1 1 0	2	
DS	0 0 1 1 1 1 1 0	2	
ES	0 0 1 0 0 1 1 0	2	
ARITHMETIC ADD = Add: Reg/memory with register to either	00000dw modreg r/m	3/10	
Immediate to register/memory	1 0 0 0 0 0 s w mod 0 0 0 r/m data data if s w = 01	4/16	
Immediate to accumulator	0 0 0 0 0 1 0 w data data if w = 1	3/4	8/16-bit
ADC = Add with carry: Reg/memory with register to either	000100dw mod reg r/m	     3/10 	
Immediate to register/memory	1 0 0 0 0 0 s w mod 0 1 0 r/m data data if s w-01	4/16	
Immediate to accumulator	0 0 0 1 0 1 0 w data data if w = 1	3/4	8/16-bit
<pre>INC = Increment: Register/memory</pre>	1111111 w mod 000 r/m	     3/15	
Register	0 1 0 0 0 reg	   3	

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88501
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 31

# 9004708 0003604 314

TABLE III. <u>Instruction set summary</u> - Continued. Comments Clock Format **Function** cycles SUB = Subtract: 3/10 Reg/memory and register to 0 0 1 0 1 0 d w mod reg either 4/16 data if s w = 01Immediate from register/memory 1 0 0 0 0 s w mod 1 0 1 r/m data 3/4 8/16-bit data if w = 10 0 1 0 1 1 0 w data Immediate from accumulator SBB = Subtract with borrow: 3/10 0 0 0 1 1 0 d w mod reg r/m Reg/memory and register to either data data if s w = 01 4/16 Immediate from register/memory  $1\ 0\ 0\ 0\ 0\ s$  w mod 0 1 1 r/m3/4 8/16-bit data if w = 1Immediate from accumulator 0 0 0 1 1 1 0 w data DEC - Decrement: 3/15 mod 0 0 1 r/m 111111 w Register/memory 3 Register 0 1 0 0 1 reg CMP = Compare: 3/10 0 0 1 1 1 0 1 w mod reg r/m Register/memory with register 3/10 0 0 1 1 1 0 0 w mod reg r/m Register with register/memory 3/10 data data if s w = 01 Immediate with register/memory 1 0 0 0 0 s w mod 1 1 1 r/m 8/16-bit 3/4 Immediate with accumulator 0 0 1 1 1 1 0 w data data if w = 13/10 1111011w mod 011 r/m NEG = Change sign 8 0 0 1 1 0 1 1 1 AAA = ASCII adjust for add 4 00100111 DAA = Decimal adjust for add 7 0 0 1 1 1 1 1 1 AAS = ASCII adjust for subtract 4 00101111 DAS = Decimal adjust for substract 1111011w mod 100 r/m MUL = Multiply (unsigned): 26-28 Register-Byte 35-37 Register-Word 32-34 Memory-Byte 41-43 Memory-Word 1111011w mod 101 r/m IMUL = Integer multiply (signed): 25-28 Register-Byte 34-37 Register-Word 31 - 34Memory-Byte 40-43 Memory-Word

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 32

DESC FORM 193A JUL 94

**=** 9004708 0003605 250 **=** 

Function	Format	Clock cycles	Comments
ARITHMETIC (Continued):			
<pre>IMUL = Integer immediate multiply (signed)</pre>	0 1 1 0 1 0 s 1 mod reg r/m data data if s = 0	22-25/ 29-32	
DIV = Divide (unsigned):	1 1 1 1 0 1 1 w mod 1 1 0 r/m		
Register-Byte Register-Word Memory-Byte Memory-Word		29   38   35   44	
<pre>IDIV = Integer divide (signed):</pre>	1 1 1 1 0 1 1 w mod 1 1 1 r/m		
Register-Byte Register-Word Memory-Byte Memory-Word		44-52   53-61   50-58   59-67   19	
AAM = ASCII adjust for multiply	1 1 0 1 0 1 0 0 0 0 0 1 0 1 0	19	
AAD = ASCII adjust for divide	9 1 1 0 1 0 1 0 1 0 0 0 0 1 0 1 0	15	
CBW = Convert byte to word	1 0 0 1 1 0 0 0	2	İ
$\label{eq:cwd} \mbox{CWD = Convert word to double} \\ \mbox{word}$	1 0 0 1 1 0 0 1	4	
LOGIC Shift/rotate instructions:			
Register/memory by 1	1 1 0 1 0 0 0 w mod TTT r/m	2/15	İ
Register/memory by CL	1 1 0 1 0 0 1 w mod TTT r/m	5+n/17 +n	
Register/memory by count	1 1 0 0 0 0 0 w mod TTT r/m count	5+n/17 +n	
	struction		
0 0 0 0 0 1	ROL ROR		
0 1 0 0 1 1	RCL RCR		•
1 0 0 1 0 1	SHL/SAL SHR		
1 1 1	SAR		

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-8850
		REVISION LEVEL	SHEET 33

JUL 94

**9**004708 0003606 197 **=** 

TABLE III. Instruction set summary - Conti	nuea	α.
--	------	----

Function	Format	Clock cycles	Comments
AND = And: Reg/memory and register to either	001000dw mod reg r/m	3/10	
Immediate to register/memory	1 0 0 0 0 0 0 w mod 1 0 0 r/m data data if w = 1	4/16	
Immediate to accumulator	0 0 1 0 0 1 0 w data data if w = 1	3/4	8/16-bit
TEST = And function to flags, no result: Register/memory and register	1000010w mod reg r/m	3/10	
Immediate data and register/	1 1 1 1 0 1 1 w mod 0 0 0 r/m data data if w = 1	4/10	
Immediate data and accumulator	1 0 1 0 1 0 0 w data data if w = 1	3/4	8/16-bit
OR = Or: Reg/memory and register to either	0 0 0 0 1 0 d w mod reg r/m	3/10	
Immediate to register/memory	1 0 0 0 0 0 0 w mod 0 0 1 r/m data data if w = 1	4/16	
Immediate to accumulator	$0 \ 0 \ 0 \ 1 \ 1 \ 0 \ w$ data data if $w = 1$	3/4	8/16-bi
XOR = Exclusive or: Reg/memory and register to either	0 0 1 1 0 0 d w mod reg r/m	3/10	
Immediate to register/memory	1 0 0 0 0 0 0 w mod 1 1 0 r/m data data if w = 1	4/16	
Immediate to accumulator	$0 \ 0 \ 1 \ 1 \ 0 \ 0 \ w$ data data if $w = 1$	3/4	8/16-bi
NOT = Invert register/memory	1 1 1 1 0 1 1 w mod 0 1 0 r/m	3/10	
STRING MANIPULATION: MOVS = Move byte/word	1 0 1 0 0 1 0 w	14	
CMPS = Compare byte/word	1 0 1 0 0 1 1 w	22	
SCAS = Scan byte/word	1 0 1 0 1 1 1 w	15	
LODS = Load byte/wd to AL/AX	1 0 1 0 1 1 0 w	12	
STOS = Store byte/wd from AL/A	1 0 1 0 1 0 1 w	10	
INS = input byte/wd from DX port	0 1 1 0 1 1 0 w	14	
OUTS - Output byte/wd to DX port	0 1 1 0 1 1 1 w	14	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 34

**= 9**004708 0003607 023 **=** 

TABLE III. <u>Instruction set summary</u> - Continued.

Function	Format	Clock cycles	Comment
STRING MANIPULATION (Continued):			
Repeated by count in CX MOVS = Move string	1 1 1 1 0 0 1 0 1 0 1 0 0 1 0 w	8+8n	
CMPS = Compare string	1 1 1 1 0 0 1 z 1 0 1 0 0 1 1 w	5+22n	
SCAS = Scan string	1 1 1 1 0 0 1 z 1 0 1 0 1 1 1 w	5+15n	
LODS = Load string	1 1 1 1 0 0 1 0 1 0 1 0 1 1 0 w	6+11n	
STOS = Store string	1 1 1 1 0 0 1 0 1 0 1 0 1 0 1 w	6+9n	
INS = Input string	1 1 1 1 0 0 1 0 0 1 1 0 1 1 0 w	8+8n	
OUTS = Output string	1 1 1 1 0 0 1 0 0 1 1 0 1 1 1 w	8+8n	
CONTROL TRANSFER		į	İ
CALL = Call: Direct within segment	1 1 1 0 1 0 0 0 disp-low disp-high	15	
Register/memory indirect within segment	1 1 1 1 1 1 1 1 mod 0 1 0 r/m	13/19	
Direct intersegment	1 0 0 1 1 0 1 0 segment offset	23	
	segment selector	i	
Indirect intersegment	1 1 1 1 1 1 1 1 mod 0 1 1 r/m	38	
JMP = Unconditional jump: Short/long	1 1 1 0 1 0 1 1 disp-low	14	
Direct within segment	1 1 1 0 1 0 0 1 disp-low disp-high	14	
Register/memory indirect within segment	1 1 1 1 1 1 1 1 mod 1 0 0 r/m	11/17	
Direct intersegment	1 1 1 0 1 0 1 0 segment offset	14	
	segment selector		
Indirect intersegment	1 1 1 1 1 1 1 1 mod 1 0 1 r/m	26	
RET = Return from CALL: Within segment	1 1 0 0 0 0 1 1	16	
Within seg adding immed to SP	1 1 0 0 0 0 1 0 data-low data-high	18	
Intersegment	1 1 0 0 1 0 1 1	22	
Intersegment adding immediate to SP	1 1 0 0 1 0 1 0 data-low data-high	25	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 35

### 9004708 0003608 T6T 📟

TABLE III.  $\underline{Instruction\ set\ summary}\ -\ Continued.$ 

Function	Format		Cłock cycles	Comments
CONTROL TRANSFER (Continued): JE/JZ = Jump on equal/zero	01110100	disp	4/13	JMP not
JL/JNGE = Jump on less/not greater or equal	0 1 1 1 1 1 0 0	disp	4/13	taken
JLE/JNG = Jump on less or equal/ not greater	0 1 1 1 1 1 1 0	disp	4/13	
JB/JNAE = Jump on below/not above or equal	0 1 1 1 0 0 1 0	disp	4/13	
JBE/JNA = Jump on below or equal/not above	0 1 1 1 0 1 1 0	disp	4/13	ļ
JP/JPE = Jump on parity/parity even	0 1 1 1 1 0 1 0	disp	4/13	
JO = Jump on overflow	0 1 1 1 0 0 0 0	disp	4/13	
JS = Jump on sign	0 1 1 1 1 0 0 0	disp	4/13	
<pre>JNE/JNZ = Jump on not equal/ not zero</pre>	0 1 1 1 0 1 0 1	disp	4/13	
JNL/JGE = Jump on not less/ greater or equal	0 1 1 1 1 1 0 1	disp	4/13	
JNLE/JG = Jump on not less or equal/greater	0 1 1 1 1 1 1 1	disp	4/13	
JNB/JAE = Jump on not below/ above or equal	0 1 1 1 0 0 1 1	disp	4/13	
JNBE/JA = Jump on not below or equal/above	0 1 1 1 0 1 1 1	disp	4/13	
JNP/JPO = Jump on not par/par odd	0 1 1 1 1 0 1 1	disp	4/13	
JNO = Jump on not overflow	0 1 1 1 0 0 0 1	disp	4/13	
JNS = Jump on not sign	0 1 1 1 1 0 0 1	disp	4/13	
JCXZ = Jump on CX zero	1 1 1 0 0 0 1 1	disp	5/15	
LOOP = Loop CX times	1 1 1 0 0 0 1 0	disp	6/16	LOOP not
LOOPZ/LOOPE = Loop while zero/ equal	1 1 1 0 0 0 0 1	disp	6/16	taken/L00
LOOPNZ/LOOPNE = Loop while not zero/equal	1 1 1 0 0 0 0 0	disp	6/16	

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88501
		REVISION LEVEL D	SHEET 36

# **■** 9004708 0003609 9T6 **■**

TABLE III. Instruction set summary - Continued. Comments Cłock Format Function cycles ENTER = Enter procedure 11001000 data-low data-high 15 L = 025 L = 1 22+16 L > 1 (n-1) 8 1 1 0 0 1 0 0 1 LEAVE = Leave procedure INT = Interrupt: 47 11001101 Type specified type 45 if INT. 11001100 Type 3 taken/ 48/4 if INT. 1 1 0 0 1 1 1 0 INTO - Interrupt on overflow not taken 28 11001111 IRET = Interrupt return 33-35 01100010 mod reg BOUND = Detect value out of range PROCESSOR CONTROL 2

2

2

2

2

2

2

2

6

2

6

if  $\overline{\text{test}} = 0$ 

11111000

11110101

1 1 1 1 1 0 0 1

1 1 1 1 1 1 0 0

1 1 1 1 1 1 0 1

1 1 1 1 1 0 1 0

1 1 1 1 1 0 1 1

1 1 1 1 0 1 0 0

10011011

1 1 1 1 0 0 0 0

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE		5962-88501
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 37

mod LLL r/m

(TTT LLL are opcode to processor extension)

DESC FORM 193A **JUL 94** 

CLC = Clear carry

STC = Set carry

CMC = Complement carry

CLD = Clear direction

CLI = Clear interrupt

LOCK - Bus lock prefix

ESC = Processor Extension Escape 1 0 0 1 1 T T T

STD = Set direction

STI - Set interrupt

HLT - Halt

WAIT = Wait

9004708 0003610 618

#### TABLE III. Instruction set summary - Continued.

The effective address (EA) of the memory operand is computed according to the mod and r/m fields:

if mod = 11 then r/m is treated as a REG field

if mod = 00 then DISP = 0\*, disp-low and disp-high are absent

if mod = 01 then DISP = disp-low sign-extended to 16-bits, disp-high is absent

if mod = 10 then DISP = disp-high: disp-low

if r/m = 000 then EA = (BX) + (SI) + DISP

if r/m = 001 then EA = (BX) + (DI) + DISP

if r/m = 010 then EA = (BP) + (SI) + DISP

if r/m = 011 then EA = (BP) + (DI) + DISP

if r/m = 100 then EA = (SI) + DISP

if r/m = 101 then EA = (DI) + DISP

if r/m = 110 then EA = (BP) + DISP\*

if r/m = 111 then EA = (BX) + DISP

DISP follows 2nd byte of instruction (before data if required)

\*Except if mod = 00 and r/m = 110 then EA = disp-high: disp-low.

EA calculation time is 4 clock cycles for all modes, and is included in the execution times given whenever appropriate.

SEGMENT OVERRIDE PREFIX

#### 0 0 1 reg 1 1 0

reg is assigned according to the following:

reg	Segment Register
00 01	ES CS
10	SS
11	DS

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88501
		REVISION LEVEL D	SHEET 38

DESC FORM 193A JUL 94

#### 📟 9004708 0003611 554 📟

#### TABLE III. <u>Instruction set summary</u> - Continued.

REG is assigned according to the following table:

16-Bit(w = 1)	8-Bit(w = 0)
000 AX	000 AL
001 CX	001 CL
010 DX	010 DL
011 BX	011 BL
100 SP	100 AH
101 BP	101 CH
110 SI	110 DH
111 DI	111 BH

The physical addresses of all operands addressed by the BP register are computed using the SS segment register. The physical addresses of the destination operands of the string primitive operations (those addressed by the DI register) are computed using the ES segment, which may not be overridden.

6.4 <u>Symbols, definitions, and functional descriptions</u>. The symbols, definitions, and functional descriptions for this device shall be as follows:

Symbol Name and function

VCC System power: +5 volt power supply.

VSS System ground.

Reset output indicates that the devuce CPU is being reset, and can be used as a system reset. It is active HIGH, synchronized with the processor clock, and\_lasts an integer number of clock periods corresponding to the length of the RES signal. Reset goes inactive 2 clockout periods after RES goes inactive. When tied to the TEST/BUSY pin, Reset forces the devices into enhanced mode.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE A		5962-88501
	REVISION LEVEL D	SHEET 39

DESC FORM 193A JUL 94

**■ 9004708 0003612 490 ■** 

RESET

X1, X2

Crystal inputs, X1 and X2, provide an external connections for a fundamental mode or third overtone parallel resonant crystal for the internal oscillator. X1 can interface to an external clock instead of a crystal. In this case, minimize the capacitance on X2 or drive X2 with complemented X1. The input or oscillator frequency is internally divided by two to generate the clock signal (CLKOUT).

CLKOUT

Clock output provides the system with a 50 percent duty cycle waveform. All device pin timings are specified relative to CLKOUT. CLKOUT has sufficient MOS drive capabilities for the numeric processor extension.

RES

System reset causes the device to immediately terminate its present activity, clear the internal logic, and enter a dormant state. This signal may be asynchronous to the device clock. The device begins fetching instructions approximately 61/2 clock cycles after  $\overline{\text{RES}}$  is returned HIGH. For proper initialization,  $V_{CC}$  must be within specifications and the clock signal must be stable for more than 4 clocks with  $\overline{\text{RES}}$  held low.  $\overline{\text{RES}}$  is internally synchronized. This input is provided with a Schmitt-trigger to facilitate power-on  $\overline{\text{RES}}$  generation via an RC network. When  $\overline{\text{RES}}$  occurs, the device will drive the status lines to an inactive level for one clock, and then float them.

TEST/BUSY

The  $\overline{\text{TEST}}$  pin is sampled during and after reset to determine whether the device is to enter compatible or enhanced mode. Enhanced mode requires  $\overline{\text{TEST}}$  to be high on the rising edge of  $\overline{\text{RES}}$  and low four clocks later. Any other combination will place the device in compatible mode. A weak internal pullup insures a high state when the pin is not driven.

 $\overline{\text{TEST}}$ , in compatible mode this pin is configured to operate as  $\overline{\text{TEST}}$ . This pin is examined by the WAIT instruction. If the  $\overline{\text{TEST}}$  input is high when WAIT execution begins, instruction execution will suspend.  $\overline{\text{TEST}}$  will be resampled every five clocks until it goes low, at which time execution will resume. If interrupts are enabled while the device is waiting for  $\overline{\text{TEST}}$ , interrupts will be serviced.

BUSY, in enhanced mode, this pin is configured to operate as BUSY. The BUSY input is used to notify the device of numerics processor extension activity. Floating point instructions executing in the device sample the BUSY pin to determine when the numeric processor is ready to accept a new command. BUSY is active high.

TMR IN 0, TMR IN 1 Timer inputs are used either as clock or control signals, depending upon the programmed timer mode. These inputs are active high (or low-to-high transitions are counted) and internally synchronized.

TMR OUT 0. TMR OUT 1 DRQO, DRQ1

DMA request is driven high by an external device when it desires that a DMA (channel 0 or 1) perform a transfer. These signals are active high, level-triggered, and internally synchronized.

NMI

Nonmaskable interrupt is an edge-triggered input which causes a type 2 interrupt. NMI is not maskable internally. A transition from a low to high initiates the interrupt at the next instruction boundary. NMI is latched internally. An NMI duration of one clock or more will guarantee service. This input is internally synchronized.

INTO, INT1, INT2/INTAO, INT3/INTA1 Maskable interrupt requests can be requested by activating one of these pins. When configured as inputs, these pins are active high. Interrupt requests are synchronized internally. INT2 and INT3 may be configured via software to provide active-low interrupt-acknowledge output signals. All interrupt inputs may be configured via software to be either edge-or level-triggered. To ensure recognition, all interrupt requests must remain active until the interrupt is acknowledged. When slave mode is selected, the function of these pins changes.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88501
		REVISION LEVEL	SHEET 40

DESC FORM 193A JUL 94

9004708 0003613 327 🖿

A19/S6, A18/S5, A17/S4, A16/S3 Address bus outputs (16-19) and bus cycle status (3-6) reflect the four most significant address bits during  $T_1$ . These signals are active high. During  $T_2$ ,  $T_3$ ,  $T_W$ , and  $T_4$ , status information is available on these lines as encoded below:

	Low	High
\$6	Processor cycle	DMA cycle

S3, S4, and S5 are defined as LOW during  $T_2-T_4$ .

AD<sub>15</sub>-AD<sub>0</sub>

Address/data bus (0-15) signals constitute the time multiplexed memory or I/O  $\underline{add}$ ress (T<sub>1</sub>) and data (T<sub>2</sub>, T<sub>3</sub>, T<sub>W</sub>, and T<sub>4</sub>) bus. The bus is active high A<sub>0</sub> is analogous to  $\overline{BHE}$  for the lower byte of the data bus, pins D<sub>7</sub> through D<sub>0</sub>. It is low during T<sub>1</sub> when a byte is to be transferred onto the lower portion of the bus in memory of I/O operations.

BHE/S7

The  $\overline{\text{BHE}}$  (bus high enable) signal is analogous to AO in that it is used to enable data on to the most significant half of the data bus, pins D15-D8. BHE will be low during  $T_1$  when the upper byte is transferred and will remain low through  $T_3$  and  $T_4$ . BHE does not need to be latched BHE will float during hold or reset. In enhanced mode, BHE will also be used to signify DRAM refresh cycles. A refresh cycle is indicated by BHE and AO being high.

BHE and A0 encodings			
BHE value	A0 value	Function	
0	0	   Word transfer	
0	1	Byte transfer on upper half of data bus (D <sub>15</sub> -D <sub>8</sub> )	
1	0	Byte transfer on lower half of data bus (D7-Dn)	
1	1	Refresh	

ALE/QS0

Address latch enable/queue status 0 is provided by the device to latch the address. ALE is active high. Addresses are guaranteed to be valid on the trailing edge of ALE. The ALE rising edge is generated off the rising edge of the CLKOUT immediately preceding  $\mathsf{T}_1$  of the associated bus cycle. The trailing edge is generated off the CLKOUT rising edge in  $\mathsf{T}_1$ . Note that ALE is never floated.

WR/QS1

Write strobe/queue status  $\frac{1}{WR}$  indicates that the data on the bus is to be written into a memory or an I/O device.  $\frac{1}{WR}$  is active for  $T_2$ ,  $T_3$ , and  $T_W$  of any write cycle. It is active low, and floats during "HOLD" or "Reset". It is driven high for one clock during reset, and then floated. When the device is in queue status mode, the ALE/QSO and  $\frac{1}{WR}$ /QSI pins provide information about processor instruction queue interaction.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88501
		REVISION LEVEL D	SHEET 41

DESC FORM 193A JUL 94

**9**004708 0003614 263 **1** 

QS1	QS0	Queue operation
0	0	No queue operation   First opcode byte fetched from the queue
1 1	1 0	Subsequent byte fetched from the queue Empty the queue

RD/OSMD

Read strobe indicates that the device is performing a memory or I/O read cycle.  $\overline{\text{RD}}$  is active low for T<sub>2</sub>, T<sub>3</sub>, and T<sub>W</sub> of any read cycle. It is guaranteed not to go low  $\frac{\text{in}}{\text{RD}}$  T<sub>2</sub> until after the address bus is floated.  $\frac{\text{RD}}{\text{RD}}$  is active low, and floats during "HOLD."  $\frac{\text{RD}}{\text{RD}}$  is driven high for one clock during reset, and then the output driver is floated. A weak internal pull-up mechanism on the  $\frac{\text{RD}}{\text{RD}}$  line holds it high when the line is not driven. During RESET the pin is sampled to determine whether the device should provide ALE,  $\frac{\text{NR}}{\text{RD}}$ , and  $\frac{\text{RD}}{\text{RD}}$ , or if the queue-status should be provided.  $\frac{\text{RD}}{\text{RD}}$  should be connected to GND to provide queue-status data.

ARDY

Asynchronous ready informs the device that the addressed memory space or I/O device will complete a data transfer. The ARDY input pin will accept an asynchronous input, and is active high. Only the rising edge is internally synchronized by the device. This means that the falling edge of ARDY must be synchronized to the device clock. If connected to  $V_{CC}$ , no WAIT states are inserted. Asynchronous ready (ARDY) or synchronous ready (SRDY) must be active to terminate a bus cycle. If unused, this line should be tied low to yield control to the SRDY pin.

SRDY

Synchronous ready must be synchronized externally to the device. The use of SRDY provides a relaxed system-timing specification on the ready input. This is accomplished by eliminating the one-half clock cycle which is required for internally resolving the signal level when using the ARDY input. This line is active high. If this line is connected to  $V_{CC}$ , no WAIT states are inserted. Asynchronous ready (ARDY) or synchronous ready (SRDY) must be active before a bus cycle is terminated. If unused, this line should be tied LOW. If unused, this line should be tied low to yield control to the ARDY pin.

 $\overline{S0}$ ,  $\overline{S1}$ ,  $\overline{S2}$ 

Bus cycle status  $\overline{S0}$ - $\overline{S2}$  are encoded to provide bus-transaction information.

device bus cycle status information				
<u>52</u>	   <u>\$1</u> 	<u>50</u>	Bus cycle initiated	
0 <b>0</b>	0 0	   0   1	   Interrupt acknowledge   Read I/O	
0 0	1 1	0   1	Write I/O   Halt	
1 1	0	0 1 1	Instruction fetch Read data from memory	
1 1	1 1	0 1	Write data to memory Passive (no bus cycle)	
1	] I	! 1 !	Passive (no bus cycle)	

The status pins float during "HOLD/HLDA."

 $\overline{S2}$  may be used as a logical M/IO indicator, and  $\overline{S1}$  as a DT/R indicator.

The status lines are driven high for one clock during reset, and then floated until a bus cycle begins.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88501
		REVISION LEVEL D	SHEET 42

DESC FORM 193A JUL 94

### 🖿 9004708 0003615 1TT 📟

LOCK

 $\overline{\text{LOCK}}$  output indicates that other system bus masters are not to gain control of the system bus while  $\overline{\text{LOCK}}$  is active low. The  $\overline{\text{LOCK}}$  signal is requested by the  $\overline{\text{LOCK}}$  prefix instruction and is activated at the beginning of the first data cycle associated with the instruction following the LOCK prefix. It remains active until the completion of the instruction following the LOCK prefix. No prefetches will occur while  $\overline{\text{LOCK}}$  is asserted.  $\overline{\text{LOCK}}$  is active low and is driven high for one clock during RESET.  $\overline{\text{LOCK}}$  on devices 03-06 stay high during reset, while it is floated on the 01 and 02 devices.

HOLD (input)
HLDA (output)

HOLD indicates that another bus master is requesting the local bus. The HOLD input is active high. HOLD may be asynchronous with respect to the device clock. The device will issue a HLDA (high) in response to a HOLD request at the end of  $T_4$  or  $T_1$ . Simultaneous with the issuance of HLDA the device will float the local bus and control lines. After HOLD is detected as being LOW, the device will lower HLDA. When the device needs to run another bus cycle, it will again drive the local bus and control lines.

In enhanced mode, HLDA will go low when a DRAM refresh cycle is pending in the device and an external bus master has control of the bus. It will be up to the external master to relinquish the bus by lowering HOLD so that the device may execute the refresh cycle. Lowering HOLD for four clocks and returning high will insure only one refresh cycle to the external master. HLDA will immediately go active after the refresh cycle has taken place.

UCS

Upper memory chip select is an active low output whenever a memory reference is made to the defined upper portion (1K-256K block) of memory. This line is not floated during bus HOLD. The address range activating  $\overline{\text{UCS}}$  is software programmable.

 $\overline{\text{UCS}}$  and  $\overline{\text{LCS}}$  are sampled upon the rising edge of  $\overline{\text{RES}}$ . If both pins are held low, the device will enter ONCE mode. In ONCE mode all pins assume a high impedance state and remain so until a subsequent RESET.  $\overline{\text{UCS}}$  has weak internal pullup for normal operation.

LCS

Lower memory chip select is active LOW whenever a memory reference is made to the defined lower portion (1K-256K) of memory. This line is not floated during bus HOLD. The address range activating  $\overline{LCS}$  is software programmable.

 $\overline{\text{UCS}}$  and  $\overline{\text{LCS}}$  are sampled upon the rising edge of  $\overline{\text{RES}}$ . If both pins are held low, the device will enter ONCE mode. In ONCE mode all pins assume a high impedance state and remain so until a subsequent RESET.  $\overline{\text{UCS}}$  has weak internal pullup for normal operation.

MCSO/PEREQ MCS1/ERROR MCS2 MCS3/NPS Mid-range memory chip select signals are active low when a memory reference is made to the defined mid-range portion of memory (8K-512K). These lines are not floated during bus HOLD. The address ranges activating  $\overline{\text{MCSO}}$ -3 are software programmable.

In enhanced mode, MCSO becomes a PEREQ input (processor extension request). When connected to the numerics processor extension, this input is used to signal the device when to make numeric data transfers to and from the NPX. MCS3 becomes MPS (numeric processor select) which may only be activated by communication to the numeric processor extension. MCS1 becomes ERROR in enhanced mode and is used to signal numeric coprocessor errors.

PCS0

PCS1-4

Peripheral chip select signals 0-4 are active low when a reference is made to the defined peripheral area (64K byte I/O space). These lines are not floated during bus HOLD. The address ranges activating  $\overline{\text{PCSO}}$ -4 are software programmable.

PCS5/A1

Peripheral chip select 5 or latched  $A_1$  may be programmed to provide a sixth peripheral chip select, or to provide an internally latched  $A_1$  signal. The address range activating PCS5 is software programmable. When programmed to provide latched  $A_1$ , rather than PCS5, this pin will retain the previously latched value of  $A_1$  during a bus HOLD.  $A_1$  is active high.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88501
		REVISION LEVEL D	SHEET 43

DESC FORM 193A JUL 94

🖿 9004708 0003991 56T 🖿

Peripheral chip select 6 or latched  $A_2$  may be programmed to provide a seventh peripheral chip select, or to provide an internally latched  $A_2$  signal. The address range activating  $\overline{PCS6}$  is software programmable. When programmed to provide latched  $A_2$ , rather than  $\overline{PCS6}$ , this pin will retain the previously latched value of  $A_2$  during a bus HOLD.  $A_2$  is active PCS6/A2 Data transmit/receive controls the direction of data flow through the external data bus DT/R transceiver. When low, data is transferred to the device. When high the device places write data on the data bus. Data enable is provided as a <u>dat</u>a bus transceiver out<u>p</u>ut enable. DEN is active low during DEN each memory and I/O access.  $\overline{\text{DEN}}$  is high whenever  $\overline{\text{DT/R}}$  changes state. 6.5 Record of users. Military and industrial users shall inform Defense Electronics Supply Center when a system will be used for coordination and distribution of changes to the drawings. Users of drawings covering

- application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list microelectronics devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.6 Comments. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone (513)  $\overline{296-5377}$ .
- 6.7 Approved sources of supply. Approved sources of supply are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88501
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 44

DESC FORM 193A **JUL 94** 

9004708 0003992 4T6 📟

45686