



GigaBit Logic

10G046

T-68-21-SI

**Quad 4:1 or Dual 8:1 Data Multiplexer  
1.5 GHz /600 ps Propagation Delay  
10G PicoLogic™ Family**

**FEATURES**

- Dual 8:1 or quad 4:1 configurations controlled by Mode input
- Data paths controlled by 3 common select lines
- Common output enable control
- 150 ps typical output rise, fall times
- ECL and PicoLogic compatible I/O
- Temperature and voltage compensated using VBB threshold reference input
- On-chip VBBS reference voltage supply supply
- Output wire - OR capability for expansion to 16:1 MUX
- Available in C - leaded or leadless chip carrier or die form

**APPLICATIONS**

- High speed test equipment
- General purpose multiplexing
- High speed word generation


**FUNCTIONAL DESCRIPTION**

The 10G046 is a high speed dual 8:1 or quad 4:1 data multiplexer with three common select lines and a common output enable. A dc mode control (M), strapable to VDDL or VSS, is provided to select between 8:1 or 4:1 operating modes. The 10G046 has 16 data inputs, A0...A3, B0...B3, C0...C3 and D0...D3. When M is high (=VDDL), S0 and S1 provide a common 4:1 data selection to ZA, ZB, ZC and ZD. When M is low (=VSS), S0, S1 and S2 are used to provide a common 8:1 data selection to the ZAB and ZCD outputs. A common enable (EN) enables all outputs when low. Note that M must be strapped to VDDL or VSS and not driven by logic.

The 10G046 is designed to provide general purpose logical multiplexing for bus structures, data and address multiplexing and fan-in of data channels or interrupt signals. Two devices can be easily interconnected to form a dual 16:1 MUX by wire-OR tying their respective 8:1 outputs and driving the EN inputs with an S3 select line (see drawing pg. 2). The 10G046 is a member of GigaBit's PicoLogic family of GaAs digital integrated circuits, and is fabricated using GigaBit's high volume GaAs MESFET process technology.

**10G046 ORDERING INFORMATION**

| PACKAGE TYPE                       | SPEED (Min. 0°C to 85°C) |                                     |
|------------------------------------|--------------------------|-------------------------------------|
|                                    | 1.5 GHz                  | 1.25 GHz                            |
| C-Leaded CC<br>Leadless CC<br>Dice | 10G046-2C<br>10G046-2L   | 10G046-3C<br>10G046-3L<br>10G046-3X |

**LOGIC DIAGRAM**



GigaBit Logic

10G046

T-68-21-51

1

| LOGIC DIAGRAM                        |  |      |  |    |    | Truth Table 2 X 8:1 |    |     |     |                     |    | Truth Table 4 X 4:1 |    |    |    |               |           |                        |                 |  |  |
|--------------------------------------|--|------|--|----|----|---------------------|----|-----|-----|---------------------|----|---------------------|----|----|----|---------------|-----------|------------------------|-----------------|--|--|
| A0                                   | A1   | A2   | A3   | B0 | B1 | B2                  | B3 | C0  | C1  | C2                  | C3 | D0                  | D1 | D2 | D3 | Mode M        | Enable EN | Select Inputs S0 S1 S2 | Outputs ZAB ZCD |  |  |
| L                                    | L  | L    | L  | L  | L  | L                   | L  | H   | H   | H                   | H  | L                   | L  | L  | L  | L             | L         | A0 C0                  |                 |  |  |
| L                                    | L  | L    | L  | L  | L  | L                   | L  | H   | H   | H                   | H  | L                   | L  | L  | L  | L             | L         | A1 C1                  |                 |  |  |
| L                                    | L  | L    | L  | L  | L  | L                   | L  | H   | H   | H                   | H  | L                   | L  | L  | L  | L             | L         | A2 C2                  |                 |  |  |
| L                                    | L  | L    | L  | L  | L  | L                   | L  | H   | H   | H                   | H  | L                   | L  | L  | L  | L             | L         | A3 C3                  |                 |  |  |
| L                                    | L  | L    | L  | L  | L  | L                   | L  | H   | H   | H                   | H  | L                   | L  | L  | L  | L             | L         | B0 D0                  |                 |  |  |
| L                                    | L  | L    | L  | L  | L  | L                   | L  | H   | H   | H                   | H  | L                   | L  | L  | L  | L             | L         | B1 D1                  |                 |  |  |
| L                                    | L  | L    | L  | L  | L  | L                   | L  | H   | H   | H                   | H  | L                   | L  | L  | L  | L             | L         | B2 D2                  |                 |  |  |
| X                                    | H  | X    | X  | X  | X  | X                   | X  | X   | X   | X                   | X  | L                   | L  | L  | L  | L             | L         | B3 D3                  |                 |  |  |
| Threshold Reference Supply Generator |  |      |  |    |    |                     |    |     |     |                     |    |                     |    |    |    |               |           |                        |                 |  |  |
| VBB                                  | S1   | S0   | Vtcc   | M  | S2 | Vddl                | EN | Vss | Vee | Truth Table 4 X 4:1 |    |                     |    |    |    | DUAL 16:1 MUX |           |                        |                 |  |  |
| PIN DESCRIPTIONS                     |  |      |  |    |    |                     |    |     |     |                     |    |                     |    |    |    |               |           |                        |                 |  |  |
| A0 - A3                              | Data inputs, A group   | VSS  | -3.4 volt power supply   |    |    |                     |    |     |     |                     |    |                     |    |    |    |               |           |                        |                 |  |  |
| B0 - B3                              | Data inputs, B group   | VEE  | - 5.2 volt power supply  |    |    |                     |    |     |     |                     |    |                     |    |    |    |               |           |                        |                 |  |  |
| C1 - C3                              | Data inputs, C group   | VTTC | AC return lead for the package internal VDDO decoupling capacitor. Typically connect to VTT.   |    |    |                     |    |     |     |                     |    |                     |    |    |    |               |           |                        |                 |  |  |
| D0 - D3                              | Data inputs, D group   | VBB  | Threshold reference level input. Provides temperature and voltage compensation of the input threshold. <u>Connect to VBBS when driving from PicoLogic</u> . When driving from ECL or other GaAs families, connect to that families' threshold voltage. This pin may not be left unconnected. |    |    |                     |    |     |     |                     |    |                     |    |    |    |               |           |                        |                 |  |  |
| S0, S1, S2                           | Data select inputs   | VBBS | PicoLogic threshold reference voltage output. Connect to VBB when interfacing to PicoLogic.  |    |    |                     |    |     |     |                     |    |                     |    |    |    |               |           |                        |                 |  |  |
| M                                    | Mode control input (selects 8:1 or 4:1 operating mode; tie to Vddl or Vss) |      |  |    |    |                     |    |     |     |                     |    |                     |    |    |    |               |           |                        |                 |  |  |
| EN                                   | Active low output enable control (GaAs level compatible only)              |      |  |    |    |                     |    |     |     |                     |    |                     |    |    |    |               |           |                        |                 |  |  |
| ZA                                   | 4:1 output of group A inputs   |      |  |    |    |                     |    |     |     |                     |    |                     |    |    |    |               |           |                        |                 |  |  |
| ZAB                                  | 8:1 output of group A and B inputs   |      |  |    |    |                     |    |     |     |                     |    |                     |    |    |    |               |           |                        |                 |  |  |
| ZB                                   | 4:1 output of group B inputs   |      |  |    |    |                     |    |     |     |                     |    |                     |    |    |    |               |           |                        |                 |  |  |
| ZC                                   | 4:1 output of group C inputs   |      |  |    |    |                     |    |     |     |                     |    |                     |    |    |    |               |           |                        |                 |  |  |
| ZCD                                  | 8:1 output of group C and D inputs   |      |  |    |    |                     |    |     |     |                     |    |                     |    |    |    |               |           |                        |                 |  |  |
| ZD                                   | 4:1 output of group D inputs   |      |  |    |    |                     |    |     |     |                     |    |                     |    |    |    |               |           |                        |                 |  |  |
| VDDO                                 | Output driver ground pin   |      |  |    |    |                     |    |     |     |                     |    |                     |    |    |    |               |           |                        |                 |  |  |
| VDDL                                 | Internal logic ground pin  |      |  |    |    |                     |    |     |     |                     |    |                     |    |    |    |               |           |                        |                 |  |  |




GigaBit Logic

10G046


T-68-21-51

1

## SWITCHING WAVEFORMS



## PIN FUNCTIONS - PACKAGE TYPES "L" AND "C"



## NOTES:

Pin 1 is marked for orientation. N/C = no connection.




GigaBit Logic

10G046


T-68-21-51

1

## SWITCHING WAVEFORMS



## PIN FUNCTIONS - PACKAGE TYPES "L" AND "C"



## NOTES:



Pin 1 is marked for orientation. N/C = no connection.


**24 PIN HYBRID  
18 PIN PACKAGE**

T-90-20

**24 PIN HYBRID PACKAGE**


Type H


**18 PIN LEADLESS CHIP CARRIER  
TYPE L1**


All dimensions shown in inches and (millimeters)



**36 PIN LEADLESS CHIP CARRIER  
TYPE L36**






## NOTES:

- 1) The package bottom thermal vias, top lid surface and 4 metallized corner castellations (when present) are all at Vss potential.
- 2) All dimensions in inches.
- 3) Pin #1 identifier may be an elongated pad or small, square gray marker.

**36 I/O LEAD FLATPACK  
TYPE F**


11




**40 PIN LEADLESS CHIP CARRIER  
TYPE L**

**40 PIN LEADED CHIP CARRIER  
TYPE C**
**NOTES:**

- (1) Footprint is JEDEC standard outline.
- (2) Total height does not include resistors and decoupling capacitors (are not available on pins 3,4,17, 18, 23,24,37 and 38).
- (3) Top surface metal (not including via) and pins 3 and 23 are fixed at VTT potential.
- (4) Recommended top surface chip resistors are 0.04 long by 0.020 wide by 0.010 thick typ, 100 mW min. nominal power rating (Mini-Systems MSR-21 or equivalent).
- (5) Recommended top surface chip capacitors are 0.01 long by 0.020 wide by 0.020 thick typ, 25V DCW, 100 pF min. nominal value (R09 series or equivalent).
- (6) Thermally conductive epoxy are GBL P/Ns 20GHS-40-A and 90GHS-40-B.
- (7) Thermally conductive, electrically non-conductive epoxy is recommended for heatsink attachment (Ableslick 789-4 or 561K, or Thermalloy Thermalbond™ or equivalent).
- (8) L40 and C40 packages are dimensionally identical except for contact finger width.

| TOP SURFACE LEGEND:      |  |
|--------------------------|--|
| Metalized Ceramic.....   |  |
| Screened Dielectric..... |  |
| Bare Ceramic.....        |  |






GigaBit Logic


**68 & 132 PIN  
PACKAGES**  
**T-90-20**

**68 PIN LEADED CHIP CARRIER  
TYPE C1**



- (1) All dimensions in inches.  
 (2) a. C1A: Package lid, top, and pins 4, 9, 14, 21, 26, 31, 38, 43, 48, 55, 60, 65 are at common potential (system ground).  
 b. C1B: Package lid and pins 4, 9, 14, 21, 26, 31, 38, 43, 48, 55, 60, 65 are at common potential (system ground).

**132 PIN LEADED CHIP CARRIER  
TYPE C3**



11