### 74HCT9046A

#### **FEATURES**

- Low power consumption
- Centre frequency up to 17 MHz (typ.) at V<sub>CC</sub> = 5.5 V
- Choice of two phase comparators<sup>(1)</sup>:
  - EXCLUSIVE-OR (PC1)
  - Edge-triggered JK flip-flop (PC2)
- No dead zone of PC2
- Charge pump output on PC2, whose current is set by an external resistor R<sub>b</sub>
- Centre frequency tolerance ±10%
- Excellent voltage-controlled-oscillator (VCO) linearity
- Low frequency drift with supply voltage and temperature variations
- · On chip bandgap reference
- Glitch free operation of VCO, even at very low frequencies
- Inhibit control for ON/OFF keying and for low standby power consumption
- Operation power supply voltage range 4.5 to 5.5 V
- Zero voltage offset due to op-amp buffering
- · Output capability: standard
- · I<sub>CC</sub> category: MSI.

#### **APPLICATIONS**

- FM modulation and demodulation where a small centre frequency tolerance is essential
- Frequency synthesis and multiplication where a low jitter is required (e.g. Video picture-in-picture)
- · Frequency discrimination
- R<sub>b</sub> connected between pin 15 and ground: PC2 mode, with PCP<sub>OUT</sub> at pin 2.
   Pin 15 left open or connected to V<sub>CC</sub>: PC1 mode with PC1<sub>OUT</sub> at pin 2.

- · Tone decoding
- Data synchronization and conditioning
- Voltage-to-frequency conversion
- Motor-speed control.

#### **GENERAL DESCRIPTION**

The 74HCT9046A is a high-speed Si-gate CMOS device. It is specified in compliance with "JEDEC standard no. 7A".

#### **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb}$  = 25 °C;  $t_r$  =  $t_f \le 6$  ns.

SYMBOL	PARAMETER	CONDITIONS	TYP.	UNIT
f <sub>c</sub>	VCO centre frequency	C1 = 40 pF; R1 = 3 k $\Omega$ ; V <sub>CC</sub> = 5 V	16	MHz
C <sub>I</sub>	input capacitance		3.5	pF
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	20	pF

#### Notes

- 1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ )
  - a)  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:
  - b)  $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;  $f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;  $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.
- 2. Applies to the phase comparator section only (inhibit = HIGH). For power dissipation of the VCO and demodulator sections see Figs 26 to 28.

#### **ORDERING INFORMATION**

2

EXTENDED		PAC	CKAGE				
TYPE NUMBER	PINS	PIN POSITION	CODE				
74HCT9046AN	16	DIL16	plastic	SOT38Z			
74HCT9046AD	16	SO16	plastic	SOT109A			


1999 Jan 11

# PLL with bandgap controlled VCO


### 74HCT9046A


#### **PINNING**

SYMBOL	PIN	DESCRIPTION
GND	1	ground (0 V) (phase comparators)
PC1 <sub>OUT</sub> / PCP <sub>OUT</sub>	2	phase comparator 1 output/phase comparator pulse output
COMPIN	3	comparator input
VCO <sub>OUT</sub>	4	VCO output
INH	5	inhibit input
C1 <sub>A</sub>	6	capacitor C1 connection A
C1 <sub>B</sub>	7	capacitor C1 connection B
GND	8	ground (0 V) (VCO)
VCOIN	9	VCO input
DEM <sub>OUT</sub>	10	demodulator output
R1	11	resistor R1 connection
R2	12	resistor R2 connection
PC2 <sub>OUT</sub>	13	phase comparator 2 output (current source adjustable with R <sub>b</sub> )
SIG <sub>IN</sub>	14	signal input
R <sub>b</sub>	15	bias resistor (R <sub>b</sub> ) connection
V <sub>CC</sub>	16	supply voltage




#### LOGIC/FUNCTIONAL SYMBOLS AND DIAGRAMS






# PLL with bandgap controlled VCO

### 74HCT9046A



# PLL with bandgap controlled VCO

## 74HCT9046A



### PLL with bandgap controlled VCO

### 74HCT9046A

#### **FUNCTIONAL DESCRIPTION**

The 74HCT9046A is a phase-locked-loop circuit that comprises a linear VCO and two different phase comparators (PC1 and PC2) with a common signal input amplifier and a common comparator input (see Fig.4). The signal input can be directly coupled to large voltage signals (CMOS level), or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the '9046A' forms a second-order loop PLL.

The principle of this phase-locked-loop is based on the familiar HCT4046A. However extra features are built in, allowing very high performance phase-locked-loop applications. This is done, at the expense of PC3, which is skipped in this HCT9046A. The PC2 is equipped with a current source output stage here. Further a bandgap is applied for all internal references, allowing a small centre frequency tolerance. The details are summed up in the next section called: "Differences with respect to the familiar HCT4046A". If one is familiar with the HCT4046A already, it will do to read this section only.

# DIFFERENCES WITH RESPECT TO THE FAMILIAR HCT4046A

- A centre frequency tolerance of maximum ±10%.
- The on board bandgap sets the internal references resulting in a minimal frequency shift at supply voltage variations and temperature variations.
- The value of the frequency offset is determined by an internal reference voltage of 2.5 V instead of V<sub>CC</sub> – 0.7 V. In this way the offset

- frequency will not shift over the supply voltage range.
- A current switch charge pump output on PC2 allows a virtually ideal performance of PC2. The gain of PC2 is independent of the voltage across the low-pass filter. Further a passive low-pass filter in the loop achieves an active performance now. The influence of the parasitic capacitance of the PC2 output plays no role here, resulting in a true correspondence of the output correction pulse and the phase difference even up to phase differences as small as a few nanoseconds.
- Because of its linear performance without dead zone, higher impedance values for the filter, hence lower C-values, can now be chosen. Correct operation will not be influenced by parasitic capacitances as in the instance with voltage source output of the 4046A.
- No PC3 on pin 15 but instead a resistor connected to GND, which sets the load/unload currents of the charge pump (PC2).
- Extra GND pin at pin 1 to allow an excellent FM demodulator performance even at 10 MHz and higher.
- Combined function of pin 2. If pin 15 is connected to V<sub>CC</sub> (no bias resistor R<sub>b</sub>) pin 2 has its familiar function viz. output of PC1. If at pin 15 a resistor (R<sub>b</sub>) is connected to GND it is assumed that PC2 has been chosen as phase comparator. Connection of R<sub>b</sub> is sensed by internal circuitry and this changes the function of pin 2 into a lock detect output (PCP<sub>OUT</sub>) with the same characteristics as PCP<sub>OUT</sub> of pin 1 of the well known 74HCT4046A.

 The inhibit function differs. For the HCT4046A a HIGH level at the inhibit input (INH) disables the VCO and demodulator, while a LOW level turns both on. For the 74HCT9046A a HIGH level on the inhibit input disables the whole circuit to minimize standby power consumption.

#### VCO

The VCO requires one external capacitor C1 (between C1<sub>A</sub> and C1<sub>B</sub>) and one external resistor R1 (between R1 and GND) or two external resistors R1 and R2 (between R1 and GND, and R2 and GND). Resistor R1 and capacitor C1 determine the frequency range of the VCO. Resistor R2 enables the VCO to have a frequency offset if required (see Fig.5).

The high input impedance of the VCO simplifies the design of the low-pass filters by giving the designer a wide choice of resistor/capacitor ranges. In order not to load the low-pass filter, a demodulator output of the VCO input voltage is provided at pin 10 (DEM<sub>OUT</sub>). The DEM<sub>OUT</sub> voltage equals that of the VCO input. If DEM<sub>OUT</sub> is used, a load resistor (R<sub>s</sub>) should be connected from pin 10 to GND; if unused, DEMOUT should be left open. The VCO output (VCOOUT) can be connected directly to the comparator input (COMPIN), or connected via a frequency-divider. The VCO output signal has a duty factor of 50% (maximum expected deviation 1%), if the VCO input is held at a constant DC level. A LOW level at the inhibit input (INH) enables the VCO and demodulator, while a HIGH level turns both off to minimize standby power consumption.

### 74HCT9046A

#### Phase comparators

The signal input (SIG<sub>IN</sub>) can be directly coupled to the self-biasing amplifier at pin 14, provided that the signal swing is between the standard HC family input logic levels. Capacitive coupling is required for signals with smaller swings.

#### PHASE COMPARATOR 1 (PC1)

This circuit is an EXCLUSIVE-OR network. The signal and comparator input frequencies ( $f_i$ ) must have a 50% duty factor to obtain the maximum locking range. The transfer characteristic of PC1, assuming ripple ( $f_r = 2f_i$ ) is suppressed, is:

$$V_{DEMOUT} = \frac{V_{CC}}{\pi} (\Phi_{SIGIN} - \Phi_{COMPIN})$$

where:

 $V_{DEMOUT}$  is the demodulator output at pin 10.

 $V_{DEMOUT} = V_{PC1OUT}$  (via low-pass).

The phase comparator gain is:

$$K_p = \frac{V_{CC}}{\pi} (V/r)$$

The average output voltage from PC1, fed to the VCO input via the low-pass filter and seen at the demodulator output at pin 10  $(V_{\mbox{\scriptsize DEMOUT}})$ , is the resultant of the phase differences of signals (SIGIN) and the comparator input (COMPIN) as shown in Fig.6. The average of V<sub>DEMOUT</sub> is equal to ½V<sub>CC</sub> when there is no signal or noise at SIGIN and with this input the VCO oscillates at the centre frequency (fc). Typical waveforms for the PC1 loop locked at f<sub>c</sub> are shown in Fig.7. This figure also shows the actual waveforms across the VCO capacitor at pins 6 and 7  $(V_{C1A} \text{ and } V_{C1B})$  to show the relation between these ramps and the VCO<sub>OUT</sub> voltage.

The frequency capture range  $(2f_c)$  is defined as the frequency range of input signals on which the PLL will lock if it was initially out-of-lock. The frequency lock range  $(2f_L)$  is defined as the frequency range of the input signals on which the loop will stay locked if it was initially in lock. The capture range is smaller or equal to the lock range.


With PC1, the capture range depends on the low-pass filter characteristics and can be made as large as the lock range. This configuration remains locked even with very noisy input signals. Typical behaviour of this type of phase comparator is that it may lock to input frequencies close to the harmonics of the VCO centre frequency.


#### PHASE COMPARATOR 2 (PC2)

This is a positive edge-triggered phase and frequency detector. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of SIGIN and COMPIN are not important. PC2 comprises two D-type flip-flops, control gating and a 3-state output stage with sink and source transistors acting as current sources, henceforth called charge pump output of PC2. The circuit functions as an up-down counter (Fig.5) where SIGIN causes an up-count and COMPIN a down count. The current switch charge pump output allows a virtually ideal performance of PC2, due to appliance of some pulse overlap of the up and down signals. See Fig.8a.

# PLL with bandgap controlled VCO

### 74HCT9046A





### 74HCT9046A

The pump current I<sub>P</sub> is independent from the supply voltage and is set by the internal bandgap reference of 2.5 V.

$$I_{P} = 17 \times \frac{2.5}{R_{h}} (A)$$

R<sub>b</sub> is the external bias resistor between pin 15 and ground.

The current and voltage transfer function of PC2 are shown in Fig.9.

The phase comparator gain is:

$$K_p = \frac{|I_p|}{2\pi} (A/r)$$

Typical waveforms for the PC2 loop locked at f<sub>c</sub> are shown in Fig.10.

When the frequencies of  $SIG_{IN}$  and  $COMP_{IN}$  are equal but the phase of  $SIG_{IN}$  leads that of  $COMP_{IN}$ , the up output driver at  $PC2_{OUT}$  is held 'ON' for a time corresponding to the phase difference ( $\Phi_{PCIN}$ ). When the phase of  $SIG_{IN}$  lags that of  $COMP_{IN}$ , the down or sink driver is held 'ON'.

When the frequency of SIG<sub>IN</sub> is higher than that of COMPIN, the source output driver is held 'ON' for most of the input signal cycle time and for the remainder of the cycle time both drivers are 'OFF' (3-state). If the SIGIN frequency is lower than the COMPIN frequency, then it is the sink driver that is held 'ON' for most of the cycle. Subsequently the voltage at the capacitor (C2) of the low-pass filter connected to PC2<sub>OUT</sub> varies until the signal and comparator inputs are equal in both phase and frequency. At this stable point the voltage on C2 remains constant as the PC2 output is in 3-state and the VCO input at pin 9 is a high impedance. Also in this condition the signal at the phase comparator pulse output (PCP<sub>OUT</sub>) has a minimum output pulse width equal to the overlap time, so can be used for indicating a locked condition. Thus for PC2 no phase difference exists between  $SIG_{IN}$  and  $COMP_{IN}$  over the full frequency range of the VCO. Moreover, the power dissipation due to the low-pass filter is reduced because both output drivers are OFF for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range and is independent of the low-pass filter. With no signal present at  $SIG_{IN}$  the VCO adjust, via PC2, to its lowest frequency.

By using current sources as charge pump output on PC2, the dead zone or backlash time could be reduced to zero. Also, the pulse widening due to the parasitic output capacitance plays no role here. This enables a linear transfer function, even in the vicinity of the zero crossing. The differences between a voltage switch charge pump and a current switch charge pump are shown in Fig.11.

The design of the low-pass filter is somewhat different when using current sources. The external resistor R3 is no longer present when using PC2 as phase comparator. The current source is set by R<sub>b</sub>. A simple capacitor behaves as an ideal integrator now, because the capacitor is charged by a constant current. The transfer function of the voltage switch charge pump may be used. In fact it is even more valid, because the transfer function is no longer restricted for small changes only. Further the current is independent from both the supply voltage and the voltage across the filter. For one that is familiar with the low-pass filter design of the 4046A a relation may show how Rb relates with a fictive series resistance, called R3'.

This relation can be derived by assuming first that a voltage controlled switch PC2 of the 4046A is

connected to the filter capacitance C2 via this fictive R3' (see Fig.8b). Then during the PC2 output pulse the charge current equals:

$$\left|I_{P}\right| \,=\, \frac{V_{CC} - V_{C2\,(0)}}{R3'}$$

With the initial voltage V<sub>C2(0)</sub> at:

$$\frac{1}{2}V_{CC} = 2.5 \text{ V}, |I_P| = \frac{2.5}{R3^{\circ}}$$

As shown before the charge current of the current switch of the 9046A is:

$$\left|I_{P}\right| = 17 \times \frac{2.5}{R_{b}}$$

Hence:

$$R3' = \frac{R_b}{17}(\Omega)$$

Using this equivalent resistance R3' for the filter design the voltage can now be expressed as a transfer function of PC2; assuming ripple  $(f_r = f_i)$  is suppressed, as:

$$K_{PC2} = \frac{5}{4\pi} (V/r)$$


Again this illustrates the supply voltage independent behaviour of PC2.


Examples of PC2 combined with a passive filter are shown in Figs 12 and 13. Figure 12 shows that PC2 with only a C2 filter behaves as a high-gain filter. For stability the damped version of Fig.13 with series resistance R4 is preferred.

Practical design values for  $R_b$  are between 25 and 250 k $\Omega$  with R3' = 1.5 to 15 k $\Omega$  for the filter design. Higher values for R3' require lower values for the filter capacitance which is very advantageous at low values the loop natural frequency  $\omega_n$ .

1999 Jan 11

### 74HCT9046A





Two kinds of transfer functions may be regarded:


- a. The current transfer: pump current  $\frac{|\mathbf{l_p}|}{2\pi}\Phi_{\text{PCIN}}$
- b. The voltage transfer; this transfer can be observed at  $PC2_{OUT}$  by connecting a resistor (R = 10 k $\Omega$ ) between  $PC2_{OUT}$  and  $\frac{1}{2}V_{CC}$ ;


$$V_{\text{DEMOUT}} = V_{\text{PC2OUT}} = \frac{5}{4\pi} \Phi_{\text{PCIN}}$$

Fig.9 Phase comparator 2.

# PLL with bandgap controlled VCO


### 74HCT9046A






### 74HCT9046A

#### LOOP FILTER COMPONENT SELECTION





b. Amplitude characteristic:  $F_{(j\omega)} = \frac{1+j\omega\tau_2}{1/A+j\omega\tau_1}$ 

c. Pole zero diagram.

A = DC gain limit, due to leakage.

Fig.13 Simple loop filter for PC2 with damping.

# PLL with bandgap controlled VCO

### 74HCT9046A

#### **RECOMMENDED OPERATING CONDITIONS FOR 74HCT**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>CC</sub>	DC supply voltage		4.5	5.0	5.5	٧
VI	DC input voltage		0	_	$V_{CC}$	٧
Vo	DC output voltage		0	_	$V_{CC}$	٧
T <sub>amb</sub>	operating ambient temperature	see DC and AC Characteristics	-40	_	+85	°C
			-40	_	+125	°C
t <sub>r</sub> , t <sub>f</sub>	input rise and fall times (pin 5)	V <sub>CC</sub> = 4.5 V	_	6	500	ns

#### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134); voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5	+7	٧
I <sub>IK</sub>	DC input diode current	for $V_I < -0.5 \text{ V}$ or $V_I > V_{CC} + 0.5 \text{ V}$	_	±20	mA
I <sub>OK</sub>	DC output diode current		_	±20	mA
lo	DC output source or sink current	for $-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$	_	±25	mA
I <sub>CC</sub> ; I <sub>GND</sub>	DC V <sub>CC</sub> or GND current		_	±50	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation per package	note 1			
	plastic DIL	above +70 °C: derate linearly with 12 mW/K	_	750	mW
	plastic mini-pack (SO)	above +70 °C: derate linearly with 8 mW/K	_	500	mW

#### Note

1. Temperature range: -40 to +125 °C.

# PLL with bandgap controlled VCO

## 74HCT9046A

### DC CHARACTERISTICS FOR 74HCT

Voltages are referenced to GND (ground = 0 V).

				7	ր <sub>amb</sub> (°C	<b>C)</b>				TE	ST CO	NDITIONS
SYMBOL	PARAMETER		+25		−40 t	o +85	–40 to	+125	UNIT	Vcc	Vı	OTHER
		MIN.	TYP.	мах.	MIN.	мах.	MIN.	MAX.			(V)	OTHER
Phase co	mparator section			•	•			•	•	•	•	
V <sub>IH</sub>	DC coupled HIGH level input voltage SIG <sub>IN</sub> , COMP <sub>IN</sub>	3.15	2.4	_	3.15	_	3.15	_	V	4.5	_	
V <sub>IL</sub>	DC coupled LOW level input voltage SIG <sub>IN</sub> , COMP <sub>IN</sub>	-	2.1	1.35	-	1.35	-	1.35	V	4.5	_	
V <sub>OH</sub>	HIGH level output voltage PCP <sub>OUT</sub> , PCn <sub>OUT</sub>	4.4	4.5	_	4.4	_	4.4	-	V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	$I_O = -20 \mu A$
		3.98	4.32	_	3.84	-	3.7	-	V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	$I_{O} = -4.0 \text{ mA}$
V <sub>OL</sub>	LOW level output voltage PCP <sub>OUT</sub> , PCn <sub>OUT</sub>	_	0	0.1	_	0.1	_	0.1	V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	$I_{O} = -20 \mu A$
		_	0.15	0.26	_	0.33	_	0.4	V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	$I_{O} = -4.0 \text{ mA}$
I <sub>I</sub>	input leakage current SIG <sub>IN</sub> , COMP <sub>IN</sub>	_	_	±30	_	±38	_	±45	μΑ	5.5	V <sub>CC</sub> or GND	
l <sub>OZ</sub>	3-state OFF-state current PC2 <sub>OUT</sub>	_	_	±0.5	_	±5.0	_	±10.0	μΑ	5.5	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND
R <sub>I</sub>	input resistance SIG <sub>IN</sub> , COMP <sub>IN</sub>	_	250	_	_	_	_	_	kΩ	4.5	operat $\Delta V_1 = 0$	elf-bias ing point; 0.5 V; gs 14 to 16
R <sub>b</sub>	bias resistance	25	_	250	_	_	_	_	kΩ	4.5	_	
l <sub>Р</sub>	charge pump current	±0.53	±1.06	±2.12	_	_	_	-	mA	4.5	_	$R_b = 40 \text{ k}\Omega$

# PLL with bandgap controlled VCO

## 74HCT9046A

				7	Γ <sub>amb</sub> (°C	<b>&gt;</b> )				TE	ST CO	NDITIONS
SYMBOL	PARAMETER		+25		−40 t	o +85	–40 to	+125	UNIT	Vcc	V <sub>I</sub>	OTUED.
		MIN.	TYP.	MAX.	MIN.	мах.	MIN.	MAX.	(V)		(V)	OTHER
VCO sect	ion	•	•	•	•	'		,		•	•	
V <sub>IH</sub>	DC coupled HIGH level input voltage INH	2.0	1.6	_	2.0	_	2.0	_	V	4.5 to 5.5	_	
V <sub>IL</sub>	DC coupled LOW level input voltage INH	_	1.2	0.8	_	0.8	_	0.8	V	4.5 to 5.5	_	
V <sub>OH</sub>	HIGH level output voltage VCO <sub>OUT</sub>	4.4	4.5	_	4.4	_	4.4	_	V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	$I_O = -20 \mu A$
		3.98	4.32	_	3.84	_	3.7	_	V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	$I_{O} = -4.0 \text{ mA}$
V <sub>OL</sub>	LOW level output voltage VCO <sub>OUT</sub>	_	0	0.1	_	0.1	_	0.1	V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 20 μA
		_	0.15	0.26	_	0.33	_	0.4	٧	4.5	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 4.0 mA
V <sub>OL</sub>	LOW level output voltage C1 <sub>A</sub> , C1 <sub>B</sub>	_	_	0.40	_	0.47	_	0.54	٧	4.5	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 4.0 mA
l <sub>l</sub>	input leakage current INH and VCO <sub>IN</sub>	_	_	±0.1	_	±1.0	_	±1.0	μΑ	5.5	V <sub>CC</sub> or GND	
R1	resistance	3	_	300	_	_	_	_	kΩ	4.5	_	
R2	resistance	3	_	300	_	_	_	_	kΩ	4.5	_	
C1	capacitance	40	-	no limit	-	-	-	-	pF	4.5	-	
V <sub>VCOIN</sub>	operating voltage range at	1.1	_	3.4 3.9	_	_	_	_	V V	4.5 5.0	_	over the range
	VCO <sub>IN</sub>	1.1	_	4.4	_	_	_	_	v	5.5	_	specified for R1

# PLL with bandgap controlled VCO

### 74HCT9046A

				7	ր <sub>amb</sub> (°C	<b>C)</b>				TE	ST CO	NDITIONS
SYMBOL	PARAMETER		+25		−40 t	o +85	−40 to	+125	UNIT	Vcc	V <sub>I</sub>	OTUED
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	мах.	]	(V)	(V)	OTHER
Demodula	ator section			_		•						
R <sub>s</sub>	resistance	50	_	300	_	_	_	_	kΩ	4.5	_	at $R_s$ > 300 k $\Omega$ the leakage current can influence $V_{\text{DEMOUT}}$
V <sub>OFF</sub>	offset voltage VCO <sub>IN</sub> to V <sub>DEMOUT</sub>	_	±20	_	_	_	_	_	mV	4.5	_	V <sub>I</sub> = V <sub>VCOIN</sub> = ½V <sub>CC</sub> ; values taken over R <sub>s</sub> range, see Fig.17
R <sub>D</sub>	dynamic output resistance at DEM <sub>OUT</sub>	_	25	_	_	_	_	_	Ω	4.5	_	V <sub>DEMOUT</sub> = 1/ <sub>2</sub> V <sub>CC</sub>
Quiescen	t supply current	•	•	•		•	•	•	•	•	•	
Icc	quiescent supply current (disabled)	_	_	8.0	_	80.0	_	160.0	μΑ	5.5	_	pin 5 at V <sub>CC</sub>
Δl <sub>CC</sub>	additional quiescent supply current per input pin for unit load coefficient is 1; note 1; V <sub>I</sub> = V <sub>CC</sub> - 2.1 V	-	100	360	_	450	_	490	μΑ	4.5	_	other inputs at V <sub>CC</sub> or GND

#### Note


Table 1 Unit load coefficient table.


INPUT	UNIT LOAD COEFFICIENT
INH	1.00


<sup>1.</sup> The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given above. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in Table 1.


# PLL with bandgap controlled VCO

### 74HCT9046A









# PLL with bandgap controlled VCO

## 74HCT9046A

### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 \ V; \ t_r = t_f = 6 \ ns; \ C_L = 50 \ pF.$ 

				٦	Ր <sub>amb</sub> (°C	<del>;</del> )				TEST CONDITION		
SYMBOL	PARAMETER		+25		−40 t	o +85	-40 to	+125	UNIT	Vcc	WAVEFORMS	
		MIN.	TYP.	мах.	MIN.	мах.	MIN.	MAX.		(V)	WAVEFORMS	
Phase cor	Phase comparator section											
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC1 <sub>OUT</sub>	_	23	40	_	50	_	60	ns	4.5	Fig.18	
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay SIG <sub>IN</sub> , COMP <sub>IN</sub> to PCP <sub>OUT</sub>	_	35	68	_	85	_	102	ns	4.5	Fig.18	
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC2 <sub>OUT</sub>	_	30	56	_	70	_	84	ns	4.5	Fig.19	
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output enable time SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC2 <sub>OUT</sub>	_	36	65	_	81	_	98	ns	4.5	Fig.19	
t <sub>THL</sub> /t <sub>TLH</sub>	output transition time	_	7	15	_	19	_	22	ns	4.5	Fig.18	
V <sub>i(p-p)</sub>	AC coupled input sensitivity (peak-to-peak value) at SIGN <sub>IN</sub> or COMP <sub>IN</sub>	_	15	_	_	_	_	_	mV	4.5	f <sub>i</sub> = 1 MHz	


# PLL with bandgap controlled VCO


## 74HCT9046A

				7	Γ <sub>amb</sub> (°C	<b>C)</b>				TES	T CONDITION
SYMBOL	PARAMETER		+25		−40 t	o +85	-40 to	+125	UNIT	Vcc	WAVEFORMS
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		(V)	WAVEFORMS
VCO secti	on		•	•	•		•	•		•	
Δf/T	frequency stability with temperature change	_	_	_	0.06	_	_	_	%/K	4.5	$V_{VCOIN} = \frac{1}{2}V_{CC}$ ; recommended range: R1 = 10 kΩ; R2 = 10 kΩ; C1 = 1 nF; Figs 20 to 22
$\Delta f_c$	centre frequency tolerance	-10	_	+10	_	_	_	_	%	5.0	$V_{VCOIN} = 3.9 \text{ V};$ $R1 = 10 \text{ k}\Omega;$ $R2 = 10 \text{ k}\Omega;$ $C1 = 1 \text{ nF}$
f <sub>c</sub>	VCO centre frequency (duty factor = 50%)	11.0	15.0	_	_	_	_	_	MHz	4.5	$V_{VCOIN} = \frac{1}{2}V_{CC};$ R1 = 4.3 k $\Omega$ ; R2 = $\infty$ ; C1 = 40 pF; Figs 23 and 31
Δf <sub>VCO</sub>	VCO frequency linearity	_	0.4	_	_	_	_	_	%	4.5	R1 = 100 kΩ; R2 = $\infty$ ; C1 = 100 pF; Figs 24 and 25
δνςο	duty factor at VCO <sub>OUT</sub>	_	50	_	_	_	_	_	%	4.5	

# PLL with bandgap controlled VCO


### 74HCT9046A






# PLL with bandgap controlled VCO

### 74HCT9046A







a.  $R1 = 3 \text{ k}\Omega$ ;  $R2 = \infty$ ; C1 = 100 pF.

b. R1 = 10 k $\Omega$ ; R2 =  $\infty$ ; C1 = 100 pF.

Fig.20 Frequency stability of the VCO as a function of ambient temperature with supply voltage as a parameter.





a.  $R1=300~k\Omega;~R2=\infty;~C1=100~pF.$ b.  $R1=\infty;~R2=3~k\Omega;~C1=100~pF.$ 

Fig.21 Frequency stability of the VCO as a function of ambient temperature with supply voltage as a parameter.

# PLL with bandgap controlled VCO

### 74HCT9046A





Fig.22 Frequency stability of the VCO as a function of ambient temperature with supply voltage as a parameter.


# PLL with bandgap controlled VCO

### 74HCT9046A





# PLL with bandgap controlled VCO

### 74HCT9046A




 $\begin{array}{c} 4 \\ \text{f VCO} \\ (\%) \\ 0 \\ -C1 = 1 \text{ } \mu\text{F} \\ 4.5 \text{ } \text{V} \\ -4 \\ -4 \\ -4 \\ -8 \\ 1 \\ 10 \\ 10^2 \text{ } \text{R1 } (\text{k}\Omega) \\ 10^3 \\ \end{array}$  R2 =  $\infty$  and  $\Delta V = 0.5 \text{ } \text{V}.$  Fig. 25 Frequency linearity as a function of R1, C1 and  $V_{CC}$ .





# PLL with bandgap controlled VCO

### 74HCT9046A



#### **APPLICATION INFORMATION**

This information is a guide for the approximation of values of external components to be used with the 74HCT9046A in a phase-locked-loop system.

Values of the selected components should be within the rages shown in Table 2.

Table 2 Survey of components.


COMPONENT	VALUE
R1	between 3 k $\Omega$ and 300 k $\Omega$
R2	between 3 k $\Omega$ and 300 k $\Omega$
R1 + R2	parallel value >2.7 kΩ
C1	>40 pF

 Table 3
 Design considerations for VCO section.

SUBJECT	PHASE COMPARATOR	DESIGN CONSIDERATION
VCO frequency without extra offset	PC1, PC2	VCO frequency characteristic With R2 = $\infty$ and R1 within the range 3 kΩ < R1 < 300 kΩ, the characteristics of the VCO operation will be as shown in Fig.29a. (Due to R1, C1 time constant a small offset remains when R2 = $\infty$ ).
	PC1	Selection of R1 and C1 Given f <sub>c</sub> , determine the values of R1 and C1 using Fig.31.
	PC2	Given $f_{max}$ and $f_c$ determine the values of R1 and C1 using Fig.31; use Fig.33 to obtain $2f_L$ and then use this to calculate $f_{min}$ .
VCO frequency with extra offset	PC1, PC2	VCO frequency characteristic With R1 and R2 within the ranges 3 k $\Omega$ < R1 < 300 k $\Omega$ < R2 < 300 k $\Omega$ , the characteristics of the VCO operation is as shown in Fig.29b.
	PC1, PC2	Selection of R1, R2 and C1 Given $f_c$ and $f_L$ determine the value of product R1C1 by using Fig.33. Calculate $f_{off}$ from the equation $f_{off} = f_c - 1.6 f_L$ . Obtain the values of C1 and R2 by using Fig.32. Calculate the value of R1 from the value of C1 and the product R1C1.
PLL conditions with no	PC1	VCO adjusts to $f_c$ with $\Phi_{PCIN} = 90^{\circ}$ and $V_{VCOIN} = \frac{1}{2}V_{CC}$ .
signal at the SIG <sub>IN</sub> input	PC2	VCO adjusts to $f_{\text{offset}}$ with $\Phi_{\text{PCIN}}$ = $-360^{\circ}$ and $V_{\text{VCOIN}}$ = minimum.

# PLL with bandgap controlled VCO

### 74HCT9046A



# PLL with bandgap controlled VCO

### 74HCT9046A


#### Filter design considerations for PC1 and PC2 of the HCT9046A

Figure 30 shows some examples of passive and active filters to be used with the phase comparators of the HCT9046A. Transfer functions of phase comparators and filters are given in Table 4.

Table 4 Transfer functions of phase comparators and filters.

PHASE COMPARATOR	Fig.30	FILTER TYPE	TRANSFER FUNCTION	EXPLANATION
PC1	a.	passive filter without damping	$F_{(j\omega)} = \frac{1}{1 + j\omega\tau_1}$	$K_{PC1} = \frac{V_{CC}}{\pi} V/r$
	b.	passive filter with damping	$F_{(j\omega)} = \frac{1 + j\omega\tau_2}{1 + j\omega(\tau_1 + \tau_2)}$	$ \tau_1 = R3 \times C2; $ $ \tau_2 = R4 \times C2; $ $ \tau_3 = R4 \times C3; $
	c.	active filter with damping	$F_{(j\omega)} = \frac{1 + j\omega\tau_2}{1/A + j\omega\tau_1} \approx \frac{1 + j\omega\tau_2}{j\omega\tau_1}$	A = 10 <sup>5</sup> = DC gain amplitude
PC2	d.	passive filter with damping	$F_{(j\omega)} = \frac{1 + j\omega\tau_2}{1/A + j\omega\tau_1} \approx \frac{1 + j\omega\tau_2}{j\omega\tau_1}$	$K_{PC2} = \frac{5}{4\pi} V/r$ $\tau_1 = R3' \times C2;$
			A = 10 <sup>5</sup> = limit DC gain	$\tau_2 = R4 \times C2;$
	e.	active filter with damping	$F_{(j\omega)} = \frac{1 + j\omega\tau_2}{1/A + j\omega\tau_1} \approx \frac{1 + j\omega\tau_2}{j\omega\tau_1}$	$τ_3 = R4 \times C3;$ $R3' = R_b/17;$ $R_b = 25 \text{ to } 250 \text{ k}Ω$
			A = 10 <sup>5</sup> = DC gain amplitude	

### 74HCT9046A



# PLL with bandgap controlled VCO


## 74HCT9046A

### General design consideration.

SUBJECT	PHASE COMPARATOR	DESIGN CONSIDERATION	
PLL locks on harmonics at	PC1	yes	
centre frequency	PC2	no	
Noise rejection at signal	PC1	high	
input	PC2	low	
AC ripple content when PLL	PC1	$f_r = 2f_i$ ; large ripple content at $\Phi_{PCIN} = 90^{\circ}$	
is locked	PC2	$f_r = f_i$ ; small ripple content at $\Phi_{PCIN} = 0^{\circ}$	


# PLL with bandgap controlled VCO

### 74HCT9046A




# PLL with bandgap controlled VCO

### 74HCT9046A



### 74HCT9046A



32

1999 Jan 11

### 74HCT9046A

#### PLL design example

The frequency synthesizer used in the design example shown in Fig.34 has the following parameters:

Output frequency: 2 MHz to 3 MHz.

Frequency steps: 100 kHz.

Settling time: 1 ms. Overshoot: <20%.

The open loop gain is:

 $H(s) \times G(s) = K_p \times K_f \times K_o \times K_n$ 

$$\begin{array}{l} \underset{\boldsymbol{\Phi}}{\text{and the closed loop:}} \underbrace{\boldsymbol{\Phi}_{\boldsymbol{u}}^{u}}_{\boldsymbol{u}} = \underbrace{\boldsymbol{K}_{\boldsymbol{p}}^{c} \times \boldsymbol{K}_{\boldsymbol{f}}^{f} \times \boldsymbol{K}_{\boldsymbol{o}}^{c} \times \boldsymbol{K}_{\boldsymbol{n}}}_{\boldsymbol{u} \times \boldsymbol{K}_{\boldsymbol{o}} \times \boldsymbol{K}_{\boldsymbol{n}}} \\ \text{where:} \\ \end{array}$$

K<sub>p</sub> = phase comparator gain

K<sub>f</sub> = low-pass filter transfer gain

 $K_o = K_v/s \ VCO \ gain$ 

 $K_n = \frac{1}{n}$  divider ratio.

The programmable counter ratio  $K_n$  can be found as follows:

$$N_{min} = \frac{f_{OUT}}{f_{step}} = \frac{2 \text{ MHz}}{100 \text{ kHz}} = 20$$

$$N_{max} = \frac{f_{OUT}}{f_{step}} = \frac{3 \text{ MHz}}{100 \text{ kHz}} = 30$$

The VCO is set by the values of R1, R2 and C1; R2 =  $10 \text{ k}\Omega$  (adjustable).

The values can be determined using the information in Table 3.

With  $f_c$  = 2.5 MHz and  $f_L$  = 500 kHz this gives the following values ( $V_{CC}$  = 5.0 V):

 $R1 = 30 \text{ k}\Omega$ .

 $R2 = 30 \text{ k}\Omega$ .

C1 = 100 pF.

The VCO gain is:

$$K_{V} = \frac{2f_{L} \times 2\pi}{(V_{CC} - 1.1) - 1.1} =$$

$$\frac{1 \text{ MHz}}{2.8} \times 2\pi \approx 2.24 \times 10^6 \text{r/s/V}$$

The gain of the phase comparator PC2 is:

$$K_{p} = \frac{5}{4 \times \pi} = 0.4 \text{V/r}$$

Using PC2 with the passive filter as shown in Fig.34 results in a high gain loop with the same performance as a loop with an active filter. Hence loop filter equations as for a high gain loop should be used. The current source output of PC2 can be simulated then with a fictive filter resistance:

$$R3' = \frac{R_b}{17}$$

The transfer functions of the filter is given by:

$$K_f = \frac{1 + s\tau_2}{s\tau_2}$$

Where:

$$\tau_1 = R3' \times C2$$
.

$$\tau_2 = R4 \times C2$$
.

The characteristic equation is:

$$1 + K_p \times K_f \times K_o \times K_n$$

This results in:

$$1 + K_p \left(\frac{1 + s\tau_2}{s\tau_1}\right) \frac{K_v}{s} K_n = 0$$

or

$$s^{2} + sK_{p}K_{v}K_{n}\frac{\tau_{2}}{\tau_{1}} + K_{p}K_{v}K_{n}/\tau_{1} = 0$$

This can be written as:

$$s^2 + 2\zeta\omega_n s + (\omega_n)^2 = 0$$

with the natural frequency  $\omega_n$  defined

as: 
$$\omega_n = \sqrt{\frac{K_p \times K_v \times K_n}{\tau_1}}$$
 and the

damping value given as:

$$\zeta = 0.5 \times \tau_2 \times \omega_n$$

In Fig.35 the output frequency response to a step of input frequency is shown.

The overshoot and settling time percentages are now used to determine  $\omega_n$ . From Fig.35 it can be

seen that the damping ratio  $\zeta=0.707$  will produce an overshoot of less than 20% and settle to within 5% at  $\omega_n t=5$ .

The required settling time is 1 ms. This results in:

$$\omega_n = \frac{5}{t} = \frac{5}{0.001} = 5 \times 10^3 \text{r/s}$$

Rewriting the equation for natural frequency results in:

$$\tau_1 = \frac{K_p \times K_v \times K_n}{(\omega_n)^2}$$

The maximum overshoot occurs at  $N_{max} = 30$ ; hence  $K_n = \frac{1}{30}$ :

$$\tau_1 = \frac{0.4 \times 2.24 \times 10^6}{5000^2 \times 30} = 0.0012$$

When C2 = 470 nF, it follows:

R3' = 
$$\frac{\tau_1}{C2}$$
 =  $\frac{0.0012}{470 \times 10^{-9}}$  = 2550

Hence the current source bias resistance  $R_b = 17 \times 2550 = 43 \text{ k}\Omega$ .

With  $\zeta = 0.707~(0.5 \times \tau_2 \times \omega_n)$  it follows:

$$\tau_2 = \frac{0.707}{0.5 \times 5000} = 0.00028$$

$$R4 = \frac{\tau_2}{C2} = \frac{0.00028}{470 \times 10^{-9}} = 600 \Omega$$


For extra ripple suppression a capacitor C3 can be connected in parallel with R4, with an extra  $\tau_3 = R4 \times C3$ .


For stability reasons  $\tau_3$  should be <0.1 $\tau_2$ , hence C3 < 0.1C2, or C3 = 39 nF.

1999 Jan 11

# PLL with bandgap controlled VCO


### 74HCT9046A





# PLL with bandgap controlled VCO

### 74HCT9046A



Since the output frequency is proportional to the VCO control voltage, the PLL frequency response can be observed with an oscilloscope by monitoring pin 9 of the VCO. The average frequency response, as calculated by the Laplace method, is found experimentally by smoothing this voltage at pin 9 with a simple RC filter, whose time constant is long compared with the phase detector sampling rate but short compared with the PLL response time.

#### **Further information**

For an extensive description and application example please refer to "Application note" ordering number 9398 649 90011. Also available a "Computer design program for PLLs" ordering number 9398 961 10061.


# PLL with bandgap controlled VCO

### 74HCT9046A

#### **PACKAGE OUTLINES**

DIP16: plastic dual in-line package; 16 leads (300 mil); long body

SOT38-1



#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE	REFERENCES			EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT38-1	050G09	MO-001AE				<del>92-10-02</del> 95-01-19

## PLL with bandgap controlled VCO

### 74HCT9046A

#### SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



#### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFERENCES			EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT109-1	076E07S	MS-012AC				<del>95-01-23</del> 97-05-22

### PLL with bandgap controlled VCO

### 74HCT9046A

#### **SOLDERING**

#### Introduction

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mount components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

#### Through-hole mount packages

SOLDERING BY DIPPING OR BY SOLDER WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joints for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ( $T_{stg(max)}$ ). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

#### MANUAL SOLDERING

Apply the soldering iron (24 V or less) to the lead(s) of the package, either below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

#### Surface mount packages

#### REFLOW SOLDERING

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 230 °C.

#### Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

 For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### MANUAL SOLDERING

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

1999 Jan 11

### PLL with bandgap controlled VCO

74HCT9046A

#### Suitability of IC packages for wave, reflow and dipping soldering methods

MOUNTING	PACKAGE	SOLDERING METHOD			
MOUNTING	PACKAGE	WAVE	REFLOW <sup>(1)</sup>	DIPPING	
Through-hole mount	DBS, DIP, HDIP, SDIP, SIL	suitable <sup>(2)</sup>	_	suitable	
Surface mount	BGA, SQFP	not suitable	suitable	_	
	HLQFP, HSQFP, HSOP, HTSSOP, SMS	not suitable <sup>(3)</sup>	suitable	_	
	PLCC <sup>(4)</sup> , SO, SOJ	suitable	suitable	_	
	LQFP, QFP, TQFP	not recommended <sup>(4)(5)</sup>	suitable	_	
	SSOP, TSSOP, VSO	not recommended <sup>(6)</sup>	suitable	_	

#### **Notes**

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. For SDIP packages, the longitudinal axis must be parallel to the transport direction of the printed-circuit board.
- 3. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 4. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 5. Wave soldering is only suitable for LQFP, QFP and TQFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 6. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

#### **DEFINITIONS**

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	

#### Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

#### Application information

Where application information is given, it is advisory and does not form part of the specification.

#### **LIFE SUPPORT APPLICATIONS**

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.