



Integrated Device Technology, Inc.

32K x 36, 3.3V SYNCHRONOUS BURST SRAM WITH FLOW-THROUGH OUTPUTS

PRELIMINARY
IDT71V537

FEATURES:

- 32K x 36 memory configuration
- Supports high performance system speed - up to 75 MHz (8 ns Clock-to-Data Access)
- LBO input selects interleaved or linear burst mode
- Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BWx)
- Power down controlled by ZZ input
- Operates with a single 3.3V power supply (+10/-5%)
- Packaged in a JEDEC Standard 100-pin rectangular plastic thin quad flatpack (TQFP)

DESCRIPTION:

The IDT71V537 is a 3.3V high-speed 1,179,648-bit SRAM organized as 32K x 36 with full support of various processor interfaces including the Pentium™ and PowerPC™. The flow-through burst architecture provides cost-effective 2-1-1-1 performance for processors up to 75 MHz.

The IDT71V537 SRAM contains write, data-input, address and control registers. There are no registers in the data output path (flow-through architecture). Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the extreme end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the IDT71V537 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will flow-through from the array after a clock-to-data access time delay from the rising clock edge of the same cycle. If burst mode operation is selected (ADV=LOW), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses will be defined by the internal burst counter and the LBO input pin.

The IDT71V537 SRAM utilizes IDT's high-performance 3.3V CMOS process, and is packaged in a JEDEC Standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP).

PIN DESCRIPTION SUMMARY

A0 – A14	Address Inputs	Input	Synchronous
<u>CE</u>	Chip Enable	Input	Synchronous
CS0, <u>CS1</u>	Chips Selects	Input	Synchronous
<u>OE</u>	Output Enable	Input	Asynchronous
<u>GW</u>	Global Write Enable	Input	Synchronous
<u>BWE</u>	Byte Write Enable	Input	Synchronous
<u>BW1</u> - <u>BW4</u>	Individual Byte Write Selects	Input	Synchronous
CLK	Clock Input	Input	N/A
<u>ADV</u>	Burst Address Advance	Input	Synchronous
<u>ADSC</u>	Address Status (Cache Controller)	Input	Synchronous
<u>ADSP</u>	Address Status (Processor)	Input	Synchronous
<u>LBO</u>	Linear / Interleaved Burst Order	Input	DC
<u>ZZ</u>	Sleep Mode	Input	Asynchronous
I/O0-I/O31	Data Input/Output	I/O	Synchronous
I/OP1-I/OP4	Data Input/Output (Parity)	I/O	Synchronous
VDD, VDDQ	3.3V	Power	N/A
Vss, Vssq	Array Ground, I/O Ground	Power	N/A

3604 tbl 01

The IDT logo is a registered trademark and CacheRAM is a trademark of Integrated Device Technology.
 Pentium is a trademark of Intel Corp.
 PowerPC is a trademark of International Business Machines, Inc.

COMMERCIAL TEMPERATURE RANGE
NOVEMBER 1996

©1996 Integrated Device Technology, Inc.

For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.

DSC-3604/3

1

PIN DEFINITIONS⁽¹⁾


Symbol	Pin Function	I/O	Active	Description
A0-A14	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and <u>ADSC</u> Low or <u>ADSP</u> Low and <u>CE</u> Low.
<u>ADSC</u>	Address Status (Cache Controller)	I	LOW	Synchronous Address Status from Cache Controller. <u>ADSC</u> is an active LOW input that is used to load the address registers with new addresses. <u>ADSC</u> is NOT GATED by <u>CE</u> .
<u>ADSP</u>	Address Status (Processor)	I	LOW	Synchronous Address Status from Processor. <u>ADSP</u> is an active LOW input that is used to load the address registers with new addresses. <u>ADSP</u> is gated by <u>CE</u> .
<u>ADV</u>	Burst Address Advance	I	LOW	Synchronous Address Advance. <u>ADV</u> is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When this input is HIGH the burst counter is not incremented; that is, there is no address advance.
<u>BWE</u>	Byte Write Enable	I	LOW	Synchronous byte write enable gates the byte write inputs <u>BW1-BW4</u> . If <u>BWE</u> is LOW at the rising edge of CLK then <u>BWx</u> inputs are passed to the next stage in the circuit. A byte write can still be blocked if <u>ADSP</u> is LOW at the rising edge of CLK. If <u>ADSP</u> is HIGH and <u>BWx</u> is LOW at the rising edge of CLK then data will be written to the SRAM. If <u>BWE</u> is HIGH then the byte write inputs are blocked and only <u>GW</u> can initiate a write cycle.
<u>BW1-BW4</u>	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. Each 9-bit byte has its own active LOW byte write. Any active byte write causes all outputs to be disabled. <u>ADSP</u> LOW disables all byte writes. <u>BW1-BW4</u> must meet specified setup and hold times with respect to CLK.
<u>CE</u>	Chip Enable	I	LOW	Synchronous chip enable. <u>CE</u> is used with <u>CS0</u> and <u>CS1</u> to enable the IDT71V537. <u>CE</u> also gates <u>ADSP</u> .
CLK	Clock	I	N/A	This is the clock input. All timing references for the device are made with respect to this input.
<u>CS0</u>	Chip Select 0	I	HIGH	Synchronous active HIGH chip select. <u>CS0</u> is used with <u>CE</u> and <u>CS1</u> to enable the chip.
<u>CS1</u>	Chip Select 1	I	LOW	Synchronous active LOW chip select. <u>CS1</u> is used with <u>CE</u> and <u>CS0</u> to enable the chip.
<u>GW</u>	Global Write Enable	I	LOW	Synchronous global write enable. This input will write all four 9-bit data bytes when LOW on the rising edge of CLK. <u>GW</u> supercedes individual byte write enables.
I/O0-I/O31 I/OP1-I/OP4	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Only the data input path is registered and triggered by the rising edge of CLK. Outputs are Flow-through.
<u>LBO</u>	Linear Burst Order	I	LOW	Asynchronous burst order selection DC input. When <u>LBO</u> is HIGH the Interleaved (Intel) burst sequence is selected. When <u>LBO</u> is LOW the Linear (PowerPC) burst sequence is selected. <u>LBO</u> is a static DC input and must not change state while the device is operating. <u>LBO</u> has an internal pull-up resistor.
<u>OE</u>	Output Enable	I	LOW	Asynchronous output enable. When <u>OE</u> is HIGH the I/O pins are in a high-impedance state. When <u>OE</u> is LOW the data output drivers are enabled if the chip is also selected.
VDD	Power Supply	N/A	N/A	3.3V core power supply inputs.
VDDQ	Power Supply	N/A	N/A	3.3V I/O power supply inputs.
VSS	Ground	N/A	N/A	Core ground pins.
VSSQ	Ground	N/A	N/A	I/O ground pins.
NC	No Connect	N/A	N/A	NC pins are not electrically connected to the chip.
ZZ	Sleep Mode	I	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V537 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. ZZ has an internal pull-down resistor.

NOTE:

3604 tbl 02

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

FUNCTIONAL BLOCK DIAGRAM



3604 drw 01

RECOMMENDED DC OPERATING


Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{DD}	Core Supply Voltage	3.135	3.3	3.63	V
V _{DDQ}	I/O Supply Voltage	3.135	3.3	3.63	V
V _{SS} , V _{SQ}	Ground	0	0	0	V
V _{IH}	Input High Voltage	2.0 ⁽¹⁾	—	V _{DDQ} +.5 ⁽²⁾	V
V _{IL}	Input Low Voltage	-0.5 ⁽³⁾	—	0.8	V

NOTE:

3604 tbl 03

1. V_{IH} and V_{IL} as indicated is for both input and I/O pins.
2. V_{IH} (max) = 6.0V for pulse width less than t_{CYC}/2, once per cycle.
3. V_{IL} (min) = -1.0V for pulse width less than t_{CYC}/2, once per cycle.

PIN CONFIGURATION



* Pin 14 does not have to be directly connected to **VSS** as long as the input voltage is $\leq V_{IL}$

3604 drw 02

TOP VIEW TQFP

ABSOLUTE MAXIMUM DC RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to +VDD+0.5	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
PT	Power Dissipation	1.2	W
IOUT	DC Output Current	50	mA

NOTES:

- 3604 tbl 05
- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
 - VDD, VDDQ and input terminals only.
 - I/O terminals.

CAPACITANCE

(TA = +25°C, f = 1.0MHz, TQFP package)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	4	pF
Cl/O	I/O Capacitance	VOUT = 3dV	7	pF

NOTE:

3604 tbl 06

- This parameter is guaranteed by device characterization, but not production tested.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($V_{DD} = 3.3V \pm 10\%/-5\%$)

Symbol	Parameter	Test Condition	Min.	Max.	Unit
$ I_{IL} $	Input Leakage Current	$V_{DD} = \text{Max.}$, $V_{IN} = 0V$ to V_{DD}	—	5	μA
$ I_{IL} $	ZZ & \overline{LB}_O Input Leakage Current ⁽¹⁾	$V_{DD} = \text{Max.}$, $V_{IN} = 0V$ to V_{DD}	—	30	μA
$ I_{LO} $	Output Leakage Current	$\overline{CE} \geq V_{IH}$ or $\overline{OE} \geq V_{IH}$, $V_{OUT} = 0V$ to V_{DD} , $V_{DD} = \text{Max.}$	—	5	μA
$V_{OL}(3.3V)$	Output Low Voltage	$I_{OL} = 5mA$, $V_{DD} = \text{Min.}$	—	0.4	V
$V_{OH}(3.3V)$	Output High Voltage	$I_{OL} = -5mA$, $V_{DD} = \text{Min.}$	2.4	—	V

NOTE:

1. The ZZ pin has an internal pull-down resistor to V_{SSQ} .
The \overline{LB}_O pin has an internal pull-up resistor to V_{DDQ} .

3604 tbl 07


DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ ($V_{HD} = V_{DDQ} - 0.2V$, $V_{LD} = 0.2V$)

Symbol	Parameter	Test Condition	75MHz ⁽³⁾	66MHz ⁽³⁾	60MHz	50MHz	Unit
I_{DD}	Operating Core Power Supply Current	Device Selected, Outputs Open, $V_{DD} = \text{Max.}$, $V_{DDQ} = \text{Max.}$, $V_{IN} \geq V_{IH}$ or $\leq V_{IL}$, $f = f_{MAX}^{(2)}$	225	220	215	200	mA
I_{SB}	Standby Core Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}$, $V_{DDQ} = \text{Max.}$, $V_{IN} \geq V_{IH}$ or $\leq V_{IL}$, $f = f_{MAX}^{(2)}$	75	70	65	55	mA
I_{SB1}	Full Standby Core Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}$, $V_{DDQ} = \text{Max.}$, $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$, $f = 0^{(2)}$	15	15	15	15	mA
I_{ZZ}	Full Sleep Mode Core Power Supply Current	$ZZ \geq V_{HD}$, $V_{DD} = \text{Max.}$, $V_{DDQ} = \text{Max.}$	10	10	10	10	mA


NOTES:

3604 tbl 07

1. All values are maximum guaranteed values.
2. At $f = f_{MAX}$, inputs are cycling at the maximum frequency of read cycles of $1/t_{Cyc}$ while $\overline{ADSC} = \text{LOW}$; $f=0$ means no input lines are changing.
3. 75 MHz and 66 MHz specs are preliminary



3604 drw 03



3604 drw 04

Figure 2. High-Impedance Test Load
(for t_{OHZ} , t_{CHZ} , t_{OLZ} , and t_{DC1})

Figure 1. Lumped Capacitive Load, Typical Derating

* Including scope and jig

SYNCHRONOUS TRUTH TABLE^(1, 2)

Operation	Address Used	\overline{CE}	\overline{CS}_0	\overline{CS}_1	\overline{ADSP}	\overline{ADSC}	\overline{ADV}	\overline{GW}	\overline{BWE}	\overline{BWx}	$\overline{OE}^{(3)}$	CLK	I/O	
Deselected Cycle, Power Down	None	H	X	X	X	L	X	X	X	X	X	↑	HI-Z	
Deselected Cycle, Power Down	None	L	X	H	L	X	X	X	X	X	X	↑	HI-Z	
Deselected Cycle, Power Down	None	L	L	X	L	X	X	X	X	X	X	↑	HI-Z	
Deselected Cycle, Power Down	None	L	X	H	X	L	X	X	X	X	X	↑	HI-Z	
Deselected Cycle, Power Down	None	L	L	X	X	L	X	X	X	X	X	↑	HI-Z	
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	L	↑	DOUT	
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	H	↑	HI-Z	
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	H	X	L	↑	DOUT	
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	L	↑	DOUT	
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	H	↑	HI-Z	
Write Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	L	X	↑	DIN	
Write Cycle, Begin Burst	External	L	H	L	H	L	X	L	X	X	X	↑	DIN	
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	L	↑	DOUT	
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	H	↑	HI-Z	
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	L	↑	DOUT	
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	H	↑	HI-Z	
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	L	↑	DOUT	
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	H	↑	HI-Z	
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	X	H	L	↑	DOUT	
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	X	H	H	↑	HI-Z	
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	H	L	L	X	↑	DIN	
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	L	X	X	X	↑	DIN	
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	H	L	L	X	↑	DIN	
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	L	X	X	X	↑	DIN	
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	L	↑	DOUT	
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	H	↑	HI-Z	
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	H	↑	DOUT	
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	H	↑	HI-Z	
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	H	X	↑	DOUT	
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	H	X	↑	HI-Z	
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	H	↑	DOUT	
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	H	↑	HI-Z	
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	L	L	X	↑	DIN
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	L	X	X	X	↑	DIN
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	L	L	X	↑	DIN
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	L	L	X	↑	DIN

NOTES:

1. L = V_{IL}, H = V_{IH}, X = Don't Care.
2. ZZ = LOW for this table.
3. \overline{OE} is an asynchronous input.

3604 tbl 09

SYNCHRONOUS WRITE FUNCTION TRUTH TABLE⁽¹⁾

Operation	\overline{GW}	\overline{BWE}	\overline{BW}_1	\overline{BW}_2	\overline{BW}_3	\overline{BW}_4
Read	H	H	X	X	X	X
Read	H	L	H	H	H	H
Write all Bytes	L	X	X	X	X	X
Write all Bytes	H	L	L	L	L	L
Write Byte 1 ⁽²⁾	H	L	L	H	H	H
Write Byte 2 ⁽²⁾	H	L	H	L	H	H
Write Byte 3 ⁽²⁾	H	L	H	H	L	H
Write Byte 4 ⁽²⁾	H	L	H	H	H	L

NOTES:

1. L = V_{IL} , H = V_{IH} , X = Don't Care.
2. Multiple bytes may be selected during the same cycle.

3604 tbl 10

ASYNCHRONOUS TRUTH TABLE⁽¹⁾

Operation ⁽²⁾	\overline{OE}	\overline{ZZ}	I/O Status	Power
Read	L	L	Data Out (I/O ₀ – I/O ₃₁ , I/OP ₁ - I/OP ₂)	Active
Read	H	L	High-Z	Active
Write	X	L	High-Z — Data In (I/O ₀ – I/O ₃₁ , I/OP ₁ - I/OP ₂)	Active
Deselected	X	L	High-Z	Standby
Sleep Mode	X	H	High-Z	Sleep

NOTES:

1. L = V_{IL} , H = V_{IH} , X = Don't Care.
2. Synchronous function pins must be biased appropriately to satisfy operation requirements.

3604 tbl 11

INTERLEAVED BURST SEQUENCE TABLE ($\overline{LBO}=VDD$)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

3604 tbl 12

LINEAR BURST SEQUENCE TABLE ($\overline{LBO}=VSS$)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

3604 tbl 13

AC ELECTRICAL CHARACTERISTICS

(V_{DD}, V_{DDQ} = 3.3V +10/-5%, TA = 0 to 70°C)


Symbol	Parameter	75 MHz ⁽⁵⁾		66 MHz ⁽⁵⁾		60 MHz		50 MHz		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Clock Parameters										
t _{CYC}	Clock Cycle Time	13	—	15	—	17	—	20	—	ns
t _{CH} ⁽¹⁾	Clock High Pulse Width	4	—	4.5	—	5	—	6	—	ns
t _{CL} ⁽¹⁾	Clock Low Pulse Width	4	—	4.5	—	5	—	6	—	ns
Output Parameters										
t _{CD}	Clock High to Valid Data	—	8	—	9	—	10	—	12	ns
t _{CDC}	Clock High to Data Change	3	—	3	—	3	—	3	—	ns
t _{CLZ} ⁽²⁾	Clock High to Output Active	0	—	0	—	0	—	0	—	ns
t _{CHZ} ⁽²⁾	Clock High to Data High-Z	3	5	3	5	3	5	3	6	ns
t _{OE}	Output Enable Access Time	—	5	—	5	—	5	—	6	ns
t _{OLZ} ⁽²⁾	Output Enable Low to Data Active	0	—	0	—	0	—	0	—	ns
t _{OHZ} ⁽²⁾	Output Enable High to Data High-Z	—	5	—	5	—	5	—	6	ns
Set Up Times										
t _{SA}	Address Setup Time	2.5	—	2.5	—	2.5	—	2.5	—	ns
t _{SS}	Address Status Setup Time	2.5	—	2.5	—	2.5	—	2.5	—	ns
t _{SD}	Data In Setup Time	2.5	—	2.5	—	2.5	—	2.5	—	ns
t _{SW}	Write Setup Time	2.5	—	2.5	—	2.5	—	2.5	—	ns
t _{SAV}	Address Advance Setup Time	2.5	—	2.5	—	2.5	—	2.5	—	ns
t _{SC}	Chip Enable/Select Setup Time	2.5	—	2.5	—	2.5	—	2.5	—	ns
Hold Times										
t _{HA}	Address Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
t _{HS}	Address Status Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
t _{HD}	Data In Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
t _{HW}	Write Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
t _{HAV}	Address Advance Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
t _{HC}	Chip Enable/Select Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
Sleep Mode and Configuration Parameters										
t _{ZPW}	ZZ Pulse Width	100	—	100	—	100	—	100	—	ns
t _{ZZR} ⁽³⁾	ZZ Recovery Time	100	—	100	—	100	—	100	—	ns
t _{CFG} ⁽⁴⁾	Configuration Set-up Time	48	—	60	—	60	—	80	—	ns

NOTES:

1. Measured as HIGH above 2.0V and LOW below 0.8V.
2. Transition is measured ±200mV from steady-state.
3. Device must be deselected when powered-up from sleep mode.
4. t_{CFG} is the minimum time required to configure the device based on the LBO input. LBO is a static input and must not change during normal operation.
5. 75 MHz and 66 MHz specs are preliminary.

3604 tbl 14

AC TEST LOAD



AC TEST CONDITIONS


Input Pulse Levels	0 to 3V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
AC Test Load	See Figures 2 and 3

3604 tbl 15

3604 dw 05

Figure 3. AC Test Load


TIMING WAVEFORM OF PIPELINED READ CYCLE^(1, 2)



NOTES:


- O1 (Ax) represents the first output from the external address Ax. O1 (Ay) represents the first output from the external address Ay; O2 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LB_O input.
- ZZ input is LOW and LB_O is Don't Care for this cycle.
- CS0 timing transitions are identical but inverted to the CE and CS₁ signals. For example, when CE and CS₁ are LOW on this waveform, CS0 is HIGH.

TIMING WAVEFORM OF COMBINED PIPELINED READ AND WRITE CYCLES^(1, 2,3)



NOTES:


1. Device is selected through entire cycle; \overline{CE} and $\overline{CS_1}$ are LOW, CS_0 is HIGH.
2. ZZ input is LOW and \overline{LBO} is Don't Care for this cycle.
3. O1 (Ax) represents the first output from the external address Ay; O2 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 - \overline{GW} CONTROLLED^(1, 2, 3)

NOTES:


1. \overline{ZZ} input is LOW, \overline{BWE} is HIGH, and \overline{LBO} is Don't Care for this cycle.
2. $O_1(A_x)$ represents the first output from the external address A_x . $O_1(A_y)$ represents the first output from the external address A_y ; $O_2(A_y)$ represents the next output data in the burst sequence of the base address A_y , etc. where A_0 and A_1 are advancing for the four word burst in the sequence defined by the state of the \overline{LBO} input.
3. CS_0 timing transitions are identical but inverted to the \overline{CE} and \overline{CS}_1 signals. For example, when \overline{CE} and \overline{CS}_1 are LOW on this waveform, CS_0 is HIGH.

TIMING WAVEFORM OF WRITE CYCLE NO. 2 - BYTE CONTROLLED^(1, 2, 3)



NOTES:


1. ZZ input is LOW, \overline{GW} is HIGH, and \overline{LBO} is Don't Care for this cycle.
2. O1 (Ax) represents the first output from the external address Ax. O2 (Ay) represents the next output data in the burst sequence of the base address Ax, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the \overline{LBO} input.
3. CS0 timing transitions are identical but inverted to the \overline{CE} and $\overline{CS1}$ signals. For example, when \overline{CE} and $\overline{CS1}$ are LOW on this waveform, CS0 is HIGH.

TIMING WAVEFORM OF SLEEP (ZZ) AND POWER-DOWN MODES^(1, 2, 3)

NOTES:

1. ZZ input is LOW, GW is HIGH, and LBO is Don't Care for this cycle.
2. O1 (Ax) represents the first output from the external address Ax. O1 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
3. CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.

NON-BURST READ CYCLE TIMING WAVEFORM




3604 drw 11

NOTES:

1. ZZ input is LOW, \overline{ADV} is HIGH, and \overline{LBO} is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. For read cycles, ADSP and ADSC function identically and are therefore interchangeable.

NON-BURST WRITE CYCLE TIMING WAVEFORM



3604 drw 12

NOTES:

1. ZZ input is LOW, \overline{ADV} and \overline{OE} are HIGH, and \overline{LBO} is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. Although only \overline{GW} writes are shown, the functionality of \overline{BWE} and \overline{BWx} together is the same as \overline{GW} .
4. For write cycles, \overline{ADSP} and \overline{ADSC} have different limitations.

ORDERING INFORMATION

IDT	71V537	S	X	PF	
Device Type		Power	Speed	Package	
					PF } Plastic Thin Quad Flatpack, 100 pin (PK100-1)
					75 66 60 50 } Clock Frequency in MegaHertz

3604 drw 13