FUJITSU SEMICONDUCTOR
DATA SHEET

DS04-21341-2E

ASSP

Dual Serial Input PLL Frequency Synthesizer

MB15F02

■ DESCRIPTION

The Fujitsu MB15F02 is a serial input Phase Locked Loop (PLL) frequency synthesizer with a 2.0 GHz and a 500 MHz prescalers. A 64/65 or a 128/129 for the 1.2 GHz prescaler, and a 16/17 or a 32/33 for 500 MHz prescaler can be selected that enables pulse swallow operation.

The latest BiCMOS process technology is used, resultantly a supply current is limited as low as 6.0 mA typ. at a supply voltage of 3.0 V.

Furthermore, a super charger circuit is included to provide a fast tuning as well as low noise performance. As a result of this, MB15F02 is ideally suitable for digital mobile communications, such as GSM (Global System for Mobile Communications).

■ FEATURES

- High frequency operation RF synthesizer : 1.2 GHz max.
  IF synthesizer : 500 MHz max.
- Low power supply voltage: V_{CC} = 2.7 to 3.6V
- Very Low power supply current : I_{CC} = 6.0 mA typ. (V_{CC} = 3 V)
- Power saving function : I_{PS1} = I_{PS2} = 0.1 µA typ.
- Serial input 14–bit programmable reference divider: R = 5 to 16,383
- Serial input 18–bit programmable divider consisting of:
  - Binary 7–bit swallow counter: 0 to 127
  - Binary 11–bit programmable counter: 5 to 2,047
- On–chip high performance charge pump circuit and phase comparator, achieving high–speed lock–up and low phase noise
- Wide operating temperature: Ta = –40 to 85°C
- Plastic 16-pin SSOP package (FPT-16P-M05) and 16-pin BCC package (LCC-16P-M03)

■ PACKAGES

16-pin, Plastic SSOP



(FPT-16P-M05)

16-pin, Plastic BCC



(LCC-16P-M03)

■ PIN ASSIGNMENTS

SSOP-16 pin



(FPT-16P-M05)

BCC-16 pin



(LCC-16P-M03)

■ PIN DESCRIPTIONS

Pin No.		Pin name	I/O	Descriptions
SSOP	BCC			
1	16	GND_{RF}	–	Ground for RF–PLL section.
2	1	OSCin	I	The programmable reference divider input. TCXO should be connected with a coupling capacitor.
3	2	GND_{IF}	–	Ground for the IF-PLL section.
4	3	fin_{IF}	I	Prescaler input pin for the IF-PLL. The connection with VCO should be AC coupling.
5	4	Vcc_{IF}	–	Power supply voltage input pin for the IF-PLL section.
6	5	LD/fout	O	Lock detect signal output (LD) / phase comparator monitoring output (fout) The output signal is selected by a LDS bit in a serial data. LDS bit = ”H” ; outputs fout signal LDS bit = ”L” ; outputs LD signal
7	6	PS_{IF}	I	Power saving mode control for the IF-PLL section. This pin must be set at ”L” Power-ON. (Open is prohibited.) PS_{IF} = ”H” ; Normal mode PS_{IF} = ”L” ; Power saving mode
8	7	Do_{IF}	O	Charge pump output for the IF-PLL section. Phase characteristics of the phase detector can be reversed by FC-bit.
9	8	Do_{RF}	O	Charge pump output for the RF-PLL section. Phase characteristics of the phase detector can be reversed by FC-bit.
10	9	PS_{RF}	I	Power saving mode control for the RF-PLL section. This pin must be set at ”L” Power-ON. (Open is prohibited.) PS_{RF} = ”H” ; Normal mode PS_{RF} = ”L” ; Power saving mode
11	10	$Xfin_{RF}$	I	Prescaler complimentary input for the RF-PLL section. This pin should be grounded via a capacitor.
12	11	Vcc_{RF}	–	Power supply voltage input pin for the RF-PLL section, the shift register and the oscillator input buffer.
13	12	fin_{RF}	I	Prescaler input pin for the RF-PLL. The connection with VCO should be AC coupling.
14	13	LE	I	Load enable signal input (with the schmitt trigger circuit.) When LE is ”H”, data in the shift register is transferred to the corresponding latch according to the control bit in a serial data.
15	14	Data	I	Serial data input (with the schmitt trigger circuit.) A data is transferred to the corresponding latch (IF-ref counter, IF-Prog. counter, RF-ref. counter, RF-prog. counter) according to the control bit in a serial data.
16	15	Clock	I	Clock input for the 23-bit shift register (with the schmitt trigger circuit.) One bit data is shifted into the shift register on a riging edge of the clock.

■ BLOCK DIAGRAM



Note: SSOP-16 pin

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit	Remark
Power supply voltage	V_{CC}	–0.5 to +4.0	V	
Input voltage	V_I	–0.5 to V_{CC} +0.5	V	
Output voltage	V_O	–0.5 to V_{CC} +0.5	V	
Storage temperature	T_{STG}	–55 to +125	°C	

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Power supply voltage	V_{CC}	2.7	3.0	3.6	V	
Input voltage	V_i	GND	–	V_{CC}	V	
Operating temperature	Ta	–40	–	+85	°C	

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always yse semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with repect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

■ ELECTRICAL CHARACTERISTICS

(V_{CC} = 2.7 to 3.6 V, Ta = –40 to +85°C)

Parameter		Symbol	Condition	Value			Unit
				Min.	Typ.	Max.	
Power supply current		I_{CCIF}*1	fin_{IF} = 500 MHz, fosc = 12 MHz	–	2.5	–	mA
		I_{CCRF}*2	fin_{RF} = 1200 MHz, fosc = 12 MHz	–	3.5	–	
Power saving current		Ips_{IF}	Vcc_{IF} current at PS_{IF} ="L"	–	0.1*3	10	µA
		Ips_{RF}	Vcc_{RF} current at $PS_{IF/RF}$ ="L"	–	0.1*3	10	
Operating frequency	fin_{IF}	fin_{IF}*4	IF–PLL	50	–	500	MHz
	fin_{RF}	fin_{RF}*4	RF–PLL	100	–	1200	
	OSCin	f_{OSC}		3	–	40	
Input sensitivity	fin_{IF}	$Vfin_{IF}$	IF–PLL, 50 Ω load system (Refer to the TEST CIRCUIT)	–10	–	+2	dBm
	fin_{RF}	$Vfin_{RF}$	RF–PLL, 50 Ω load system (Refer to the TEST CIRCUIT)	–10	–	+2	dBm
	OSCin	V_{OSC}		0.5	–	V_{CC}	Vp-p
Input voltage	Data, Clock, LE	V_{IH}	Schmitt trigger input	V_{CC}×0.7+0.4	–		V
		V_{IL}	Schmitt trigger input	–	–	V_{CC}×0.3–0.4	
	PS_{IF}, PS_{RF}	V_{IH}		V_{CC}×0.7	–		V
		V_{IL}		–	–	V_{CC}×0.3	
Input current	Data, Clock, LE, PS_{IF}, PS_{RF}	I_{IH}*5		–1.0		+1.0	µA
		I_{IL}*5		–1.0	–	+1.0	
	OSCin	I_{IH}		0	–	+100	µA
		I_{IL}*5		–100	–	0	
Output voltage	LD/fout	V_{OH}	Vcc = 3.0 V, I_{OH} = –1 mA	V_{CC}–0.4	–		V
		V_{OL}	Vcc = 3.0 V, I_{OL} = 1 mA	–	–	0.4	
	Do_{IF}, Do_{RF}	V_{DOH}	Vcc = 3.0 V, I_{OH} = –1 mA	V_{CC}–0.4	–		V
		V_{DOL}	Vcc = 3.0 V, I_{OL} = 1 mA	–	–	0.4	
High impedance cutoff current	Do_{IF}, Do_{RF}	I_{OFF}	Vcc = 3.0 V, V_{OFF} = GND to Vcc	–	–	1.1	µA
Output current	LD/fout	I_{OH}*5	Vcc = 3.0 V	–	–	–1.0	mA
		I_{OL}	Vcc = 3.0 V	1.0	–	–	
	Do_{IF}, Do_{RF}	I_{DOH}*5	Vcc = 3.0 V, V_{DOH} = 2.0 V, Ta = 25°C	–11	–	–6	mA
		I_{DOL}	Vcc = 3.0 V, V_{DOL} = 1.0 V, Ta = 25°C	8	–	15	

*1: Conditions ; Vcc_{IF} = 3.0 V, Ta = 25°C, in locking state.
*2: Conditions; Vcc_{RF} = 3.0 V, Ta = 25°C, in locking state.
*3: Conditions ; Vcc = 3.0 V, fosc = 12.8 MHz (–2 dB), Ta = 25°C
*4: AC coupling. The minimum frequency is specified with a connecting coupling capacitor of 1000 pF.
*5: The symbol "–" means direction of current flow.

■ FUNCTIONAL DESCRIPTIONS

The divide ratio can be calculated using the following equation:

$f_{VCO} = \{(M \times N) + A\} \times f_{OSC} \div R \quad (A < N)$

f_{VCO}: Output frequency of external voltage controlled ocillator (VCO)
M: Preset divide ratio of dual modulus prescaler (16 or 32 for IF-PLL, 64 or 128 for RF-PLL)
N: Preset divide ratio of binary 11-bit programmable counter (5 to 2,047)
A: Preset divide ratio of binary 7-bit swallow counter ($0 \leq A \leq 127$)
f_{OSC}: Reference oscillation frequency
R: Preset divide ratio of binary 14-bit programmable reference counter (5 to 16,383)

Serial Data Input

Serial data is entered using three pins, Data pin, Clock pin, and LE pin. Programmable dividers of IF/RF–PLL sections, programmable reference dividers of IF/RF PLL sections are controlled individually.
Serial data of binary data is entered through Data pin.
On rising edge of clock, one bit of serial data is transferred into the shift register. When load enable signal is high, the data stored in the shift register is transferred to one of latch of them depending upon the control bit data setting.

Table1. Control Bit

Control bit		Destination of serial data
CN1	CN2	
L	L	The programmable reference counter for the IF-PLL.
H	L	The programmable reference counter for the RF-PLL.
L	H	The programmable counter and the swallow counter for the IF-PLL
H	H	The programmable counter and the swallow counter for the RF-PLL

Shift Register Configuration

Programmable Reference Counter

LS ← Data → MS

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
CN1	CN2	T1	T2	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14

CNT1, 2 : Control bit [Table. 1]
R1 to R14 : Divide ratio setting bits for the programmable reference counter (5 to 16,383) [Table. 2]
T1, 2 : Test purpose bit [Table. 3]
NOTE: Start data input with MSB first.

Programmable Counter

LS ← Data → MS

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
CN1	CN2	LDS	SW	FC	A1	A2	A3	A4	A5	A6	A7	N1	N2	N3	N4	N5	N6	N7	N8	N9	N10	N11

CNT1, 2 : Control bit [Table. 1]

N1 to N14 : Divide ratio setting bits for the programmable counter (5 to 2,047) [Table. 4]

A1 to A7 : Divide ratio setting bits for the swallow counter (0 to 127) [Table. 5]

SW : Divide ratio setting bit for the prescaler (16/17 or 32/33 for the IF-PLL, 64/65 or 128/129 for the RF-PLL) [Table. 6]

FC : Phase control bit for the phase detector [Table. 7]

LDS : LD/fout signal select bit [Table. 8]

NOTE: Start data input with MSB first.

Table2. Binary 14-bit Programmable Reference Counter Data Setting

Divide ratio (R)	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1
5	0	0	0	0	0	0	0	0	0	0	0	1	0	1
6	0	0	0	0	0	0	0	0	0	0	0	1	1	0
.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: • Divide ratio less than 5 is prohibited.

Table.3 Test Purpose Bit Setting

T1	T2	LD/fout pin state
L	L	Outputs $fr_{IF.}$
H	L	Outputs $fr_{RF.}$
L	H	Outputs $fp_{IF.}$
H	H	Outputs $fp_{RF.}$

Table.4 Binary 11-bit Programmable Counter Data Setting

Divide ratio (N)	N 11	N 10	N 9	N 8	N 7	N 6	N 5	N 4	N 3	N 2	N 1
5	0	0	0	0	0	0	0	0	1	0	1
6	0	0	0	0	0	0	0	0	1	1	0
.	.	.	.	.	.	.	.	.	.	.	.
2047	1	1	1	1	1	1	1	1	1	1	1

Note: • Divide ratio less than 5 is prohibited.

Table.5 Binary 7-bit Swallow Counter Data Setting

Divide ratio (A)	A 7	A 6	A 5	A 4	A 3	A 2	A 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
.	.	.	.	.	.	.	.
127	1	1	1	1	1	1	1

Note: • Divide ratio (A) range = 0 to 127

Table. 6 Prescaler Data Setting

		SW = ”H”	SW = ”L”
Prescaler divide ratio	**IF-PLL**	16/17	32/33
	RF-PLL	64/65	128/129

Table. 7 Phase Comparator Phase Switching Data Setting

	$FC_{IF/RF}$ = H	$FC_{IF/RF}$ = L
	$DO_{IF/RF}$	
fr > fp	H	L
fr = fp	Z	Z
fr < fp	L	H
VCO polarity	(1)	(2)

Note: • Z = High–impedance
• Depending upon the VCO and LPF polarity, FC bit should be set.



Table. 8 LD/fout Output Select Data Setting

LDS	LD/fout output signal
H	fout ($fr_{IF/RF}$, $fp_{IF/RF}$) signals
L	LD signal

Serial Data Input Timing



On rising edge of the clock, one bit of the data is transferred into the shift register.

Parameter	Min.	Typ.	Max.	Unit
t1	20	–	–	ns
t2	20	–	–	ns
t3	30	–	–	ns
t4	30	–	–	ns

Parameter	Min.	Typ.	Max.	Unit
t5	100	–	–	ns
t6	20	–	–	ns
t7	100	–	–	ns

■ PHASE DETECTOR OUTPUT WAVEFORM



LD Output Logic Table

IF–PLL section	RF–PLL section	LD output
Locking state / Power saving state	Locking state / Power saving state	H
Locking state / Power saving state	Unlocking state	L
Unlocking state	Locking state / Power saving state	L
Unlocking state	Unlocking state	L

Note:
- Phase error detection range = -2π to $+2\pi$
- Pulses on $Do_{IF/RF}$ signals are output to prevent dead zone.
- LD output becomes low when phase error is t_{WU} or more.
- LD output becomes high when phase error is t_{WL} or less and continues to be so for three cycles or more.
- t_{WU} and t_{WL} depend on OSCin input frequency as follows.
  $t_{WU} \geq 8/fosc$: i.e. $t_{WU} \geq 625ns$ when foscin = 12.8 MHz
  $t_{WL} \leq 16/fosc$: i.e. $t_{WL} \leq 1250ns$ when foscin = 12.8 MHz

■ POWER SAVING MODE (INTERMITTENT MODE CONTROL CIRCUIT)

Setting a $PS_{IF(RF)}$ pin to Low, IF-PLL (RF-PLL) enters into power saving mode resultant current consumption can be limited to 10µA (typ.). Setting PS pin to High, power saving mode is released so that the device works normally. In addition, the intermittent operation control circuit is included which helps smooth start up from stand by mode.
In general, the power consumption can be saved by the intermittent operation that powering down or waking up the synthesizer. Such case, if the PLL is powered up uncontrolled, the resulting phase comparator output signal is unpredictable due to an undefined phase relation between reference frequency (fr) and comparison frequency (fp) and may in the worst case take longer time for lock up of the loop.
To prevent this, the intermittent operation control circuit enforces a limited error signal output of the phase detector during power up. Thus keeping the loop locked.
Allow 1 µs after frequency stabilization on power-up for exiting the power saving mode (PS: L to H)
Serial data can be entered during the power saving mode.
During the power saving mode, the corresponding section except for indispensable circuit for the power saving function stops working, then current consumption is reduced to 10µA per one PLL section.
At that time, the Do and LD become the same state as when a loop is locking. That is, the Do becomes high impedance.
A VCO control voltage is naturally kept at the locking voltage which defined by a LPF's time constant. As a result of this, VCO's frequency is kept at the locking frequency.

Note: PS pin must be set "L" at Power-ON. The power saving mode should be released at 1 µs after the power supply becomes stable.

PS_{IF}	PS_{RF}	IF-PLL counters	RF-PLL counters	OSC input buffer
L	L	OFF	OFF	OFF
H	L	ON	OFF	ON
L	H	OFF	ON	ON
H	H	ON	ON	ON



(1) PS = L (power saving mode) at Power-ON.
(2) Set serial data after power supply remains stable.
(3) Release saving mode (PS: LfiH) after setting serial data.

■ TYPICAL CHARACTERISTICS

Input sensivity of FIN (IF) vs. Input frequency



Input sensivity of FIN (RF) vs. Input frequency



(Continued)

(Continued)

Input sensivity of OSC (IF) vs. Input frequency



Input sensivity of OSC (RF) vs. Input frequency



(Continued)

Do output Current (IF)

Conditions: Ta = +25°C
V_{CC}= 2.7, 3.0, 3.6 V



- D_O = V_{CC} = 1 V
- OSCin = 12.8 MHz (+10 dB)
- fin [IF/RF] = “H” (= V_{CC})



- D_O = 1 V
- fin [IF] = 500 MHz (–10 dB)
- OSCin, fin [RF] = “H” (= V_{CC})

(Continued)

(Continued)

Do output Current (RF)

Conditions: Ta = +25°C
V_{CC}= 2.7, 3.0, 3.6 V



- D_O = V_{CC} = 1 V
- OSCin = 12.8 MHz (+10 dB)
- fin [IF/RF] = “H” (= V_{CC})



- D_O = 1 V
- fin [RF] = 1.2 GHz (–10 dB)
- OSCin, fin [IF] = “H” (= V_{CC})

(Continued)

Input Impedance

finIF Pin

3: 26.805 Ω –178.48 Ω 2.2294 pF
400.000 000 MHz



1: 778.28 Ω
–824.12 Ω
50 MHz

2: 87.25 Ω
–357.03 Ω
200 MHz

4: 19.305 Ω
–138.94 Ω
500 MHz

finRF Pin

4: 11.686 Ω –40.426 Ω 3.2808 pF
1 200.000 000 MHz



1: 312.84 Ω
–627.28 Ω
100 MHz

2: 30.344 Ω
–183.38 Ω
400 MHz

3: 12.746 Ω
–81 Ω
800 MHz

OSCin Pin

2: 316.75 Ω –5.9348 kΩ 2.6817 pF
10.000 000 MHz



1: 7.401 kΩ
–20.347 kΩ
3 MHz

3: 116.75 Ω
–3.0649 kΩ
20 MHz

4: 083.88 Ω
–1.5473 kΩ
40 MHz

■ REFERENCE INFORMATION

Typical plots measured with the test circuit are shown below. Each plot shows lock up time, phase noise and reference leakage.

Test Circuit



- fvco = 1018 MHz
- Kv = 20 MHz/v
- fr = 200 kHz
- fosc = 13 MHz
- LPF:



PLL Lock Up Time = 440 μs
(1005.000 MHz → 1031.000 MHz, within ± 1kHz)



PLL Phase Noise
@ within loop band = 75.5 dBc/Hz



PLL Lock Up Time = 440 μs
(1031.000 MHz → 1005.000 MHz, within ± 1kHz)



PLL Reference Leakage
@ 200 kHz offset = 71.4 dBc



■ TEST CIRCUIT (PRESCALER INPUT/PROGRAMMABLE REFERENCE DIVIDER INPUT SENSITIVITY TEST)



Note: SSOP-16 pin

■ APPLICATION EXAMPLE



Clock, Data, LE: Schmitt trigger circuit is provided (insert a pull-down or pull-up resistor to prevent oscillation when open-circuited in the input).

Note: SSOP-16 pin

■ ORDERING INFORMATION

Part number	Package	Remarks
MB15F02 PFV	16 pin, Plastic SSOP (FPT-16P-M05)	
MB15F02 PV	16 pin, Plastic BCC (LCC-16P-M03)	

■ PACKAGE DIMENSIONS

16 pins, Plastic SSOP
(FPT-16P-M05)

* : These dimensions do not include resin protrusion.



Dimensions in mm (inches)

(Continued)

16-pin, Plastic BCC

(LCC-16P-M03)



Dimensions in mm (inches)

FUJITSU LIMITED

For further information please contact:

Japan
FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan
Tel: (044) 754-3753
Fax: (044) 754-3329

North and South America
FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, U.S.A.
Tel: (408) 922-9000
Fax: (408) 432-9044/9045

Europe
FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122

Asia Pacific
FUJITSU MICROELECTRONICS ASIA PTE. LIMITED
#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281 0770
Fax: (65) 281 0220

F9704

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).
CAUTION:
Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.