

3.3 V OPERATION 16 M-BIT DYNAMIC RAM

1 M-WORD BY 16-BIT, FAST PAGE MODE, BYTE READ/WRITE MODE

Description

The μ PD42S18160L, 4218160L are 1,048,576 words by 16 bits CMOS dynamic RAMs. The fast page mode and byte read/write capability realize high speed access and low power consumption.

These differ in refresh cycle and the μ PD42S18160L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

These are packaged in 50-pin plastic TSOP (II) and 42-pin plastic SOJ.

Features

- 1,048,576 words by 16 bits organization
- Single +3.3 V ± 0.3 V power supply
- Fast page mode
- Fast access and cycle time

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	Fast page mode cycle time (MIN.)
		70 ns	130 ns	45 ns
μ PD42S18160L-A70, 4218160L-A70	504 mW			
		80 ns	150 ns	50 ns
μ PD42S18160L-A80, 4218160L-A80	468 mW			

- The μ PD42S18160L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh

Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
		$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	0.54 mW (CMOS level input)
μ PD42S18160L	1,024 cycles/128 ms		
		$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	1.8 mW (CMOS level input)
μ PD4218160L	1,024 cycles/16 ms		


The information in this document is subject to change without notice.

Ordering Information


Part number	Access time (MAX.)	Package	Refresh
		50-pin Plastic TSOP (II) (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh
μ PD42S18160LG5-A70	70 ns		
μ PD42S18160LG5-A80	80 ns	42-pin Plastic SOJ (400 mil)	
μ PD42S18160LLE-A70	70 ns		
μ PD42S18160LLE-A80	80 ns		
		50-pin Plastic TSOP (II) (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh
μ PD4218160LG5-A70	70 ns		
		42-pin Plastic SOJ (400 mil)	
μ PD4218160LG5-A80	80 ns		
μ PD4218160LLE-A70	70 ns		
μ PD4218160LLE-A80	80 ns		

Pin Configurations (Marking Side)

50-pin Plastic TSOP (II) (400 mil)




42-pin Plastic SOJ (400 mil)



- A0 to A9 : Address Inputs
 I/O1 to I/O16 : Data Inputs/Outputs
 RAS : Row Address Strobe
 UCAS : Column Address Strobe (upper)
 LCAS : Column Address Strobe (lower)
 WE : Write Enable
 OE : Output Enable
 Vcc : Power Supply
 GND : Ground
 NC : No Connection

6427525 0060737 1T5

Block Diagram



Notes 1.

Part number	Row address	Column address
μPD42S18160L, 4218160L	A0 - A9	A0 - A9

2. μPD42S18160L, 4218160L ... 1,024 × 1,024 × 16

Input/Output Pin Functions

The μ PD42S18160L, 4218160L have input pins $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ ^{NOTE 1}, $\overline{\text{WE}}$, $\overline{\text{OE}}$, Address^{NOTE 2} and input/output pins I/O1 to I/O16.

Pin name	Input/ Output	Function
$\overline{\text{RAS}}$ (Row address strobe)	Input	$\overline{\text{RAS}}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh
$\overline{\text{CAS}}$ (Column address strobe)	Input	$\overline{\text{CAS}}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A _x ^{Note 2} (Address input)	Input	Address bus. Input total 20-bit of address signal, upper bits and lower bits ^{Note 2} in sequence (address multiplex method). Therefore, one word is selected from 1,048,576-word by 16-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{\text{RAS}}$. Then, switch the address bus to column address and activate $\overline{\text{CAS}}$. Each address is taken into the device when $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.
$\overline{\text{WE}}$ (Write enable)	Input	Write control signal. Write operation is executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$.
$\overline{\text{OE}}$ (Output enable)	Input	Read control signal. Read operation can be executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{OE}}$. If $\overline{\text{WE}}$ is activated during read operation, $\overline{\text{OE}}$ is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O16 (Data input/ output)	Input/ Output	16-bit data bus. I/O1 to I/O16 are used to input/output data.

Notes 1. $\overline{\text{CAS}}$ means $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.

2.

Part number	Address inputs	Upper bits	Lower bits
μ PD42S18160L, 4218160L	A0 - A9	10 bits	10 bits

6427525 0060739 T78

Electrical Specifications

- $\overline{\text{CAS}}$ means $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.
- All voltages are referenced to GND.
- After power up, wait more than 100 μs and then, execute eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ or $\overline{\text{RAS}}$ only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	V_T		-0.5 to +4.6	V
Supply voltage	V_{CC}		-0.5 to +4.6	V
Output current	I_O		20	mA
Power dissipation	P_O		1	W
Operating ambient temperature	T_A		0 to +70	$^{\circ}\text{C}$
Storage temperature	T_{stg}		-55 to +125	$^{\circ}\text{C}$

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V_{CC}		3.0	3.3	3.6	V
High level input voltage	V_{IH}		2.0		$V_{CC} + 0.3$	V
Low level input voltage	V_{IL}		-0.3		+0.8	V
Operating ambient temperature	T_A		0		70	$^{\circ}\text{C}$

Capacitance ($T_A = 25^{\circ}\text{C}$, $f = 1\text{ MHz}$)

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C_{I1}	Address			5	pF
	C_{I2}	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$			7	pF
Data Input/Output capacitance	$C_{I/O}$	I/O			7	pF

6427525 0060740 79T

DC Characteristics (Recommended Operating Conditions unless otherwise noted)

[μPD42S18160L, 4218160L]


Parameter		Symbol	Test Condition		MIN.	MAX.	Unit	Notes
Operating current		I _{CC1}	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling				mA	1, 2, 3
			$t_{\text{RC}} = t_{\text{RC}}(\text{MIN.}), I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 70 \text{ ns}$	140			
			$t_{\text{RAC}} = 80 \text{ ns}$	130				
Standby current	$\mu\text{PD42S18160L}$	I _{CC2}	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.}), I_{\text{O}} = 0 \text{ mA}$			0.5	mA	
	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}, I_{\text{O}} = 0 \text{ mA}$				0.15			
	$\mu\text{PD4218160L}$		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.}), I_{\text{O}} = 0 \text{ mA}$			2.0		
	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}, I_{\text{O}} = 0 \text{ mA}$				0.5			
$\overline{\text{RAS}}$ only refresh current		I _{CC3}	$\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$				mA	1, 2, 3, 4
			$t_{\text{RC}} = t_{\text{RC}}(\text{MIN.}), I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 70 \text{ ns}$	140			
			$t_{\text{RAC}} = 80 \text{ ns}$	130				
Operating current (Fast page mode)		I _{CC4}	$\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.}), \overline{\text{CAS}}$ Cycling				mA	1, 2, 5
			$t_{\text{PC}} = t_{\text{PC}}(\text{MIN.}), I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 70 \text{ ns}$	80			
			$t_{\text{RAC}} = 80 \text{ ns}$	70				
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current		I _{CC5}	$\overline{\text{RAS}}$ Cycling				mA	1, 2
			$t_{\text{RC}} = t_{\text{RC}}(\text{MIN.}), I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 70 \text{ ns}$	140			
			$t_{\text{RAC}} = 80 \text{ ns}$	130				
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh current (1,024 cycles / 128 ms, only for the $\mu\text{PD42S18160L}$)		I _{CC6}	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh: $t_{\text{RC}} = 125.0 \mu\text{s}$ $\overline{\text{RAS}}, \overline{\text{CAS}}:$ $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH}}(\text{MAX.})$ $0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ Standby: $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ Address: V_{IH} or V_{IL} WE, OE: V_{IH} $I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAS}} \leq 1 \mu\text{s}$		180	μA	1, 2
Self refresh current ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, only for the $\mu\text{PD42S18160L}$)		I _{CC7}	$\overline{\text{RAS}}, \overline{\text{CAS}}:$ $t_{\text{RAS}} = 5 \text{ ms}$ $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH}}(\text{MAX.})$ $0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ $I_{\text{O}} = 0 \text{ mA}$			150	μA	2
Input leakage current		I _I (I _L)	$V_{\text{I}} = 0 \text{ to } 3.6 \text{ V}$ All other pins not under test = 0 V	-5	+5	μA		
Output leakage current		I _O (I _L)	$V_{\text{O}} = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z)	-5	+5	μA		
High level output voltage		V _{OH}	$I_{\text{O}} = -2.0 \text{ mA}$	2.4		V		
Low level output voltage		V _{OL}	$I_{\text{O}} = +2.0 \text{ mA}$		0.4	V		

- Notes**
1. I_{CC1}, I_{CC3}, I_{CC4}, I_{CC5} and I_{CC6} depend on cycle rates (t_{RC} and t_{PC}).
 2. Specified values are obtained with outputs unloaded.
 3. I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during RAS ≤ V_{IL} (MAX.) and CAS ≥ V_{IH} (MIN.).
 4. I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 5. I_{CC4} is measured assuming that all column address inputs are switched only once during each fast page cycle.


■ 6427525 0060741 626 ■

AC Characteristics (Recommended Operating Conditions unless otherwise noted)**AC Characteristics Test Conditions**

(1) Input timing specification



(2) Output timing specification



(3) Loading conditions are 100 pF + 1 TTL.

Common to Read, Write, Read Modify Write Cycle

Parameter	Symbol	$t_{RAC} = 70 ns$		$t_{RAC} = 80 ns$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	t_{RC}	130	—	150	—	ns	
$\overline{RAS}$ Precharge Time	t_{RP}	50	—	60	—	ns	
$\overline{CAS}$ Precharge Time	t_{CPN}	10	—	10	—	ns	
$\overline{RAS}$ Pulse Width	t_{RAS}	70	10,000	80	10,000	ns	
$\overline{CAS}$ Pulse Width	t_{CAS}	20	10,000	20	10,000	ns	
$\overline{RAS}$ Hold Time	t_{RSH}	18	—	20	—	ns	
$\overline{CAS}$ Hold Time	t_{CSH}	70	—	80	—	ns	
$\overline{RAS}$ to $\overline{CAS}$ Delay Time	t_{RCD}	20	50	25	60	ns	1
$\overline{RAS}$ to Column Address Delay Time	t_{RAD}	15	35	17	40	ns	1
$\overline{CAS}$ to $\overline{RAS}$ Precharge Time	t_{CRP}	5	—	5	—	ns	2
Row Address Setup Time	t_{ASR}	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	12	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	ns	
$\overline{OE}$ Lead Time Referenced to $\overline{RAS}$	t_{OES}	0	—	0	—	ns	
$\overline{CAS}$ to Data Setup Time	t_{CLZ}	0	—	0	—	ns	
$\overline{OE}$ to Data Setup Time	t_{OLZ}	0	—	0	—	ns	
$\overline{OE}$ to Data Delay Time	t_{OED}	15	—	15	—	ns	
Masked Byte Write Hold Time Referenced to $\overline{RAS}$	t_{MRH}	0	—	0	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	ns	
Refresh Time	μ PD42S18160L	t_{REF}	—	128	—	128	ms
	μ PD4218160L		—	16	—	16	ms

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from RAS
$t_{RAD} \leq t_{RAD} (MAX)$ and $t_{RCD} \leq t_{RCD} (MAX)$	$t_{RAC} (MAX)$	$t_{RAC} (MAX)$
$t_{RAD} > t_{RAD} (MAX)$ and $t_{RCD} \leq t_{RCD} (MAX)$	$t_{AA} (MAX)$	$t_{RAD} + t_{AA} (MAX)$
$t_{RCD} > t_{RCD} (MAX)$	$t_{CAC} (MAX)$	$t_{RCD} + t_{CAC} (MAX)$

$t_{RAD} (MAX)$ and $t_{RCD} (MAX)$ are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{RAD} \geq t_{RAD} (MAX)$ and $t_{RCD} \geq t_{RCD} (MAX)$ will not cause any operation problems.

2. $t_{CRP} (MIN.)$ requirement is applied to $\overline{RAS}$, $\overline{CAS}$ cycles preceded by any cycle.

Read Cycle

Parameter	Symbol	$t_{RAC} = 70 \text{ ns}$		$t_{RAC} = 80 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Access Time from $\overline{RAS}$	t_{RAC}	–	70	–	80	ns	1
Access Time from $\overline{CAS}$	t_{CAC}	–	20	–	20	ns	1
Access Time from Column Address	t_{AA}	–	35	–	40	ns	1
Access Time from $\overline{OE}$	t_{OEA}	–	20	–	20	ns	
Column Address Lead Time Referenced to RAS	t_{RAL}	35	–	40	–	ns	
Read Command Setup Time	t_{RCS}	0	–	0	–	ns	
Read Command Hold Time Referenced to $\overline{RAS}$	t_{RRH}	0	–	0	–	ns	2
Read Command Hold Time Referenced to $\overline{CAS}$	t_{RCH}	0	–	0	–	ns	2
Output Buffer Turn-off Delay Time from $\overline{OE}$	t_{OEZ}	0	15	0	15	ns	3
Output Buffer Turn-off Delay Time from $\overline{CAS}$	t_{OFF}	0	15	0	15	ns	3

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{RAS}$
$t_{RAD} \leq t_{RAD} (MAX)$ and $t_{RCD} \leq t_{RCD} (MAX)$	$t_{RAC} (MAX)$	$t_{RAC} (MAX)$
$t_{RAD} > t_{RAD} (MAX)$ and $t_{RCD} \leq t_{RCD} (MAX)$	$t_{AA} (MAX)$	$t_{RAD} + t_{AA} (MAX)$
$t_{RCD} > t_{RCD} (MAX)$	$t_{CAC} (MAX)$	$t_{RCD} + t_{CAC} (MAX)$

$t_{RAD} (MAX)$ and $t_{RCD} (MAX)$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{RAD} \geq t_{RAD} (MAX)$ and $t_{RCD} \geq t_{RCD} (MAX)$ will not cause any operation problems.

2. Either $t_{RCH} (MIN.)$ or $t_{RRH} (MIN.)$ should be met in read cycles.
3. $t_{OFF} (MAX)$ and $t_{OEZ} (MAX)$ define the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

Parameter	Symbol	t _{rac} = 70 ns		t _{rac} = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
$\overline{WE}$ Hold Time Referenced to $\overline{CAS}$	twch	10	–	15	–	ns	1
$\overline{WE}$ Pulse Width	twp	10	–	15	–	ns	1
$\overline{WE}$ Lead Time Referenced to $\overline{RAS}$	trwl	20	–	20	–	ns	
$\overline{WE}$ Lead Time Referenced to $\overline{CAS}$	tcwl	15	–	15	–	ns	
$\overline{WE}$ Setup Time	twcs	0	–	0	–	ns	2
$\overline{OE}$ Hold Time	toeh	0	–	0	–	ns	
Data-in Setup Time	tds	0	–	0	–	ns	3
Data-in Hold Time	tdh	15	–	15	–	ns	3

- Notes**
1. twp (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, twch (MIN.) should be met.
 2. If twcs ≥ twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. tds (MIN.) and tdh (MIN.) are referenced to the $\overline{CAS}$ falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the $\overline{WE}$ falling edge.

Read Modify Write Cycle

Parameter	Symbol	t _{rac} = 70 ns		t _{rac} = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read Modify Write Cycle Time	trwc	180	–	200	–	ns	
$\overline{RAS}$ to $\overline{WE}$ Delay Time	trwd	95	–	105	–	ns	1
$\overline{CAS}$ to $\overline{WE}$ Delay Time	tcwd	40	–	45	–	ns	1
Column Address to $\overline{WE}$ Delay Time	tawd	60	–	65	–	ns	1

- Note**
1. If twcs ≥ twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If trwd ≥ trwd (MIN.), tcwd ≥ tcwd (MIN.), tawd ≥ tawd (MIN.) and tcpwd ≥ tcpwd (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

■ 6427525 0060744 335 ■

Fast Page Mode

Parameter	Symbol	t _{RAC} = 70 ns		t _{RAC} = 80 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
Fast Page Mode Cycle Time	t _{PC}	45	–	50	–	ns	
Access Time from $\overline{\text{CAS}}$ Precharge	t _{ACP}	–	40	–	45	ns	
$\overline{\text{RAS}}$ Pulse Width	t _{RASP}	70	125,000	80	125,000	ns	
$\overline{\text{CAS}}$ Precharge Time	t _{CP}	10	–	10	–	ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t _{RHCP}	40	–	45	–	ns	
Read Modify Write Cycle Time	t _{PRWC}	90	–	105	–	ns	
$\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	t _{CPWD}	65	–	70	–	ns	1


Note 1. If $\text{twcs} \geq \text{twcs}(\text{MIN})$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $\text{trwd} \geq \text{trwd}(\text{MIN})$, $\text{tcwd} \geq \text{tcwd}(\text{MIN})$, $\text{tawd} \geq \text{tawd}(\text{MIN})$ and $\text{tcpwd} \geq \text{tcpwd}(\text{MIN})$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Refresh Cycle


Parameter	Symbol	t _{RAC} = 70 ns		t _{RAC} = 80 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
$\overline{\text{CAS}}$ Setup Time	t _{CSR}	5	–	5	–	ns	
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t _{CHR}	10	–	10	–	ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	t _{RPC}	5	–	5	–	ns	
$\overline{\text{RAS}}$ Pulse Width ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh)	t _{RASS}	100	–	100	–	μ s	1
$\overline{\text{RAS}}$ Precharge Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh)	t _{RPS}	130	–	150	–	ns	1
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh)	t _{CHS}	–50	–	–50	–	ns	1
$\overline{\text{WE}}$ Hold Time	t _{WHR}	15	–	15	–	ns	

Note 1. This specification is applied only to the μ PD42S18160L.

Read Cycle




Upper Byte Read Cycle



Remark L I/O: Hi-Z

■ 6427525 0060747 044 ■


Lower Byte Read Cycle



Remark U I/O: Hi-Z


6427525 0060748 T80

Early Write Cycle




Remark OE: Don't care

6427525 0060749 917

Upper Byte Early Write Cycle

Remark $\overline{\text{OE}}$, L I/O: Don't care


Lower Byte Early Write Cycle




Remark $\overline{OE}$, U I/O: Don't care

■ 6427525 0060751 575 ■


Late Write Cycle




Upper Byte Late Write Cycle



Remark L I/O: Don't care


Lower Byte Late Write Cycle**Remark** U I/O: Don't care

Read Modify Write Cycle




6427525 0060755 110

Upper Byte Read Modify Write Cycle



Remark In this cycle, the input data to Lower I/O is ineffective. The data out of that remains Hi-Z.


Lower Byte Read Modify Write Cycle



Remark In this cycle, the input data to Upper I/O is ineffective. The data out of that remains Hi-Z.

6427525 0060758 92T


Fast Page Mode Early Write Cycle



Remarks 1. $\overline{OE}$: Don't care

2. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Fast Page Mode Byte Early Write Cycle




Remarks

1. $\overline{OE}$: Don't care
2. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{CAS}$ cycles within the same $\overline{RAS}$ cycle.
3. This cycle can be used to control either $\overline{UCAS}$ or $\overline{LCAS}$ only. Or, it can be used to control $\overline{UCAS}$ or $\overline{LCAS}$ simultaneously, or at random.


6427525 0060761 414

Fast Page Mode Late Write Cycle



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.


Fast Page Mode Byte Late Write Cycle



- Remarks**
1. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.
 2. This cycle can be used to control either $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ only. Or, it can be used to control $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ simultaneously, or at random.


6427525 0060763 297

Fast Page Mode Read Modify Write Cycle



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.


Fast Page Mode Byte Read Modify Write Cycle



- Remarks**
1. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.
 2. This cycle can be used to control either $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ only. Or, it can be used to control $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ simultaneously, or at random.

6427525 0060765 06T

CAS Before RAS Self Refresh Cycle (Only for the μ PD42S18160L)



Remark Address, $\overline{\text{WE}}$, $\overline{\text{OE}}$: Don't care L I/O, U I/O: Hi-Z

Cautions on Use of CAS Before RAS Self Refresh

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with long RAS only refresh (both distributed and burst), the following cautions must be observed.

(1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh

When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh as follows just before and after setting CAS before RAS self refresh.

μ PD42S18160L: 1,024 times within a 16 ms interval


(2) Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh

When CAS before RAS self refresh and RAS only refresh are used in combination, please perform RAS only refresh as follows just before and after setting CAS before RAS self refresh.

μ PD42S18160L: 1,024 times within a 16 ms interval


For details, please refer to **How to use DRAM** User's Manual.

CAS Before RAS Refresh Cycle



Remark Address, $\overline{WE}$, $\overline{OE}$: Don't care L I/O, U I/O: Hi-Z


RAS Only Refresh Cycle



Remark $\overline{WE}$, $\overline{OE}$: Don't care L I/O, U I/O: Hi-Z


6427525 0060767 932

Hidden Refresh Cycle (Read)



6427525 0060768 879

Hidden Refresh Cycle (Write)




Remark $\overline{\text{OE}}$: Don't care


6427525 0060769 705

Package Drawings

50PIN PLASTIC TSOP(II) (400 mil)



42 PIN PLASTIC SOJ (400 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P42LE-400A

ITEM	MILLIMETERS	INCHES
B	$27.56^{+0.2}_{-0.35}$	$1.085^{+0.008}_{-0.014}$
C	10.16	0.400
D	11.18 ± 0.2	0.440 ± 0.008
E	1.08 ± 0.15	$0.043^{+0.006}_{-0.007}$
F	0.74	0.029
G	3.5 ± 0.2	0.138 ± 0.008
H	2.545 ± 0.2	0.100 ± 0.008
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40 ± 0.10	$0.016^{+0.004}_{-0.005}$
N	0.12	0.005
P	9.4 ± 0.20	0.370 ± 0.008
Q	0.10	0.004
T	R 0.85	R 0.033
U	$0.20^{+0.10}_{-0.05}$	$0.008^{+0.004}_{-0.002}$

6427525 0060771 363

Recommended Soldering Conditions

The following conditions (see tables below and next page) must be met when soldering μPD42S18160L, 4218160L.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

Types of Surface Mount Device

μPD42S18160LG5, 4218160LG5: 50-pin plastic TSOP (II) (400 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process).	IR35-107-2
VPS	Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process).	VP15-107-2
Partial heating method	Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package).	—

Note Exposure limit before soldering after dry-pack package is opened.
Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

■ 6427525 0060772 2TT ■

μPD42S18160LLE, 4218160LLE: 42-pin plastic SOJ (400 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (20 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process).	IR35-207-2
VPS	Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (20 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process).	VP15-207-2
Partial heating method	Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package).	—

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

: ■ 6427525 0060773 136 ■