## **HC1198**

- · Ideal for High-Resolution Video Display Controllers
- · Very Low Jitter and Excellent Symmetry
- · Rugged, Hermetic Metal DIP Case

The HC1198 pixel or "dot" clock is designed for the graphics controller of 2048 × 2048 pixel non-interlaced video displays with 60 Hz vertical scan rates. The 357.18 MHz fundamental oscillation mode, made possible by surface acoustic wave (SAW) technology, provides compact size, and low jitter and power consumption. The MC100E ECLinPS™ differential output is fully compatible with 100K ECL loads.

# 357.18 MHz ECL Clock



DIP14S-8 Case (pin-out A)

## ABSOLUTE MAXIMUM RATINGS

	Rating	Value	Units
Power Supply Voltage (	-8 to 0	VDC	
Output Current (CLOCK	50	mA	
Case Temperature	Powered	0 to +70	°C
	Storage	-40 to +85	

### **ELECTRICAL CHARACTERISTICS**

Chi	aracteristic	Sym	Notes	Minimum	Typical	Maximum	Units
Output Frequency	Absolute Frequency	Fo	1	357.0907		357.2693	MHz
	Relative to 357.180 MHz	ΔFo		_	_	±250	ppm
Output	Output HIGH Voltage	V <sub>OH</sub>	2	-1.035	-0.955	-0.880	٧
	Output LOW Voltage	Vol		-1.810	-1.705	-1.610	٧
	Rise or Fall Time (20-80%)	t <sub>r</sub> or t <sub>f</sub>		_	448	_	ps
	Symmetry		3	45	50	55	%
	Period or Delay Jitter (rms)		4	_	1	_	ps
DC Power Supply	Operating Voltage	VEE	1, 2	-4.800	-4.5	-4.200	VDC
	Operating Current	I <sub>EE</sub>		_	60	85	mA
Operating Ambient Temperature		TA	1	0	_	+70	°C

Lid Symbolization (YY = year, WW = week number)	RFM HC1198 357.18 MHz YYWW

#### Notes:

- Unless noted otherwise, all specifications apply with CLOCK and CLOCK terminated in 50 Ω to -2.0 VDC per the specified test fixture for any combination of V<sub>EE</sub> and T<sub>A</sub> within the specified operating ranges.
- 2. Input/output voltage limits apply only for VEE = -4.50 ±0.01 VDC. Additional VEE variation (within specification) must be added to these limits.
- Symmetry is defined as the pulse width (in percent of total period) measured at the 50% points of CLOCK and CLOCK.
  Applies to delay jitter between CLOCK and CLOCK after 20 cycles and to period jitter of CLOCK or CLOCK. Measurements are made with
- 4. Applies to delay jitter between CLOCK and CLOCK after 20 cycles and to period jitter of CLOCK or CLOCK. Measurements are made with the Tektronix CSA803 communications signal analyzer with at least 1000 samples. Jitter induced by electrical noise on the Vee input or mechanical vibration is not included. Dedicated external voltage regulation and careful PCB layout are recommended for minimum jitter.
- 5. The design, manufacturing process, and specifications of this device are subject to change without notice.
- One or more of the following U. S. patents apply: 4,616,197, 4,670,681, and 4,760,352.
- 7. ECLinPS™ is a trademark of Motorola, Inc. RFM® is a registered trademark of RF Monolithics, Inc.
- 8. CAUTION: ELECTROSTATIC SENSITIVE DEVICE. Observe precautions for handling.



HC1198.CHP-B-01-112694AC #HCBACK.CHP ©1994 RF Monolithics, Inc.

7493828 0000501 896 🚥

ERIH: WAT