



Integrated Device Technology, Inc.

3.3V 128K (8Kx16-BIT) CACHE-TAG SRAM For 3.3V Processors

PRELIMINARY
IDT71V218

FEATURES:

- 8K x 16 Configuration
 - 14 Common I/O TAG Bits
 - 2 Separate I/O Status Bits (VLD and DTY)
- Optimized for 256KB cache and 4GB cacheable space
- High-Speed Address-to-Match comparison times
 - 10/12/15ns
- Optional inclusion of Valid bit in Match output
- Asynchronous Read, Match, and Reset operations
- Synchronous Write operation
- **RESET** pin invalidates all Tag entries
- Dual Chip selects for easy depth expansion with no performance degradation
- 3.3V power supply
- ZZ pin available to place device in low-power mode
- 48-pin Shrink Small Outline Package (SSOP)

DESCRIPTION:

The IDT71V218 is a 131,072-bit Cache Tag Static RAM, organized 8K x 16. There are fourteen common I/O TAG bits, with the remaining two bits used as status bits. A 14-bit comparator is on-chip to allow fast comparison of the fourteen stored TAG bits and the current Tag input data. An active

HIGH MATCH output is generated when these two groups of data are the same for a given address. This high-speed MATCH signal is available as soon as 10ns after the address is presented to the TAG bit inputs.


There are two separate I/O status bits, VLD and DTY. When the input pin VALM is HIGH, the VLD bit is used to internally qualify the MATCH output. If VALM is LOW, the VLD bit is not internally involved in the MATCH decision, but is available for use by outside system logic. The DTY bit is not used for internal decision making in the IDT71V218.

Match and Read operations are both asynchronous in order to provide the fastest access times possible, while Write operations are synchronous for ease of system timing. The asynchronous **RESET** pin, when held LOW, will reset all status bits in the array for easy invalidation of all Tag addresses.

The IDT71V218 is a full 3.3V device which uses a single 3.3V power supply to offer compliance with 3.3V LVTTTL Logic levels. The ZZ pin offers a low-power Sleep mode to reduce power consumption and provide system power savings.

The IDT71V218 is fabricated using IDT's high-performance, high-reliability 3.3V CMOS technology and is offered in a space-saving 48-pin Shrink Small Outline Package (SSOP) package.

FUNCTIONAL BLOCK DIAGRAM



3196 drw 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

JANUARY 1997


PIN DESCRIPTIONS

A0 – A12	Address Inputs	Input
$\overline{CS}_1$, CS2	Chip Selects	Input
$\overline{WE}$	Write Enable	Input
$\overline{OE}$	Output Enable	Input
$\overline{RESET}$	Status Bit Reset	Input
ZZ	Sleep Mode Control Pin	Input
VLD _{IN}	Status Input Bit (Valid)	Input
DTY _{IN}	Status Input Bit (Dirty)	Input

VALM	Valid-included-with-Match	Input
CLK	System Clock	Input
TAG0 – TAG13	Tag Data Input/Outputs	I/O
VLD _{OUT}	Status Output Bit (Valid)	Output
DTY _{OUT}	Status Output Bit (Dirty)	Output
MATCH	Match	Output
VDD	+3.3V Power (4 pins)	Pwr
VSS	Ground (4 pins)	Gnd

3196 tbl 01

PIN CONFIGURATION



3196 drw 02

SSOP
TOP VIEW

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	VDD
Commercial	0°C to +70°C	0V	3.3V ± 5%

3196 tbl 04

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	–0.5 to +4.6	V
V _{TERM} ⁽³⁾	Terminal Voltage with Respect to GND	–0.5 to VDD+0.5	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	–55 to +125	°C
T _{STG}	Storage Temperature	–55 to +125	°C
P _T	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	50	mA

NOTES:

3196 tbl 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VDD and Input terminals only.
- I/O terminals.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VDD	Supply Voltage	3.135	3.3	3.465	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage - Inputs	2.0	—	5.0	V
V _{IH}	Input High Voltage - I/O	2.0	—	VDD+0.3	V
V _{IL}	Input Low Voltage	–0.3 ⁽¹⁾	—	0.8	V

NOTE:

3196 tbl 03

- V_{IL} (min.) = –1.5V for pulse width less than tcyc/2, once per cycle.

CAPACITANCE

(T_A = +25°C, f = 1.0 MHz)

Symbol	Parameter ⁽¹⁾	Condition	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 3dV	6	pF
C _{I/O}	Input/Output Capacitance	V _{I/O} = 3dV	7	pF
C _{OUT}	Output Capacitance	V _{OUT} = 3dV	7	pF

NOTE:

3196 tbl 05

- This parameter is determined by device characterization but is not production tested.

DC ELECTRICAL CHARACTERISTICS

(VDD = 3.3V ± 5%, TA = 0 to 70°C)

Symbol	Parameter	Test Condition	IDT71V218			Unit
			Min.	Typ.	Max.	
ILI	Input Leakage Current	VDD = Max., VIN = GND to VDD	—	—	5	μA
ILO	Output Leakage Current	VDD = Max., $\overline{CS1} = V_{IH}$, VOUT = GND to VDD	—	—	5	μA
VOL	Output Low Voltage	IOL = 8mA, VDD = Min.	—	—	0.4	V
VOH	Output High Voltage	IOH = -8mA, VDD = Min.	2.4	—	—	V

3196 tbl 06

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING

TEMPERATURE AND SUPPLY VOLTAGE RANGE^(1, 2) (VDD = 3.3V ± 5%, TA = 0 to 70°C)

Symbol	Parameter	Test Condition	71V218S10	71V218S12	71V218S15	Unit
IDD	Operating Power Supply Current	ZZ ≤ VIL, $\overline{CS1} \leq V_{IL}$, CS2 ≥ VIH, $\overline{RESET} \geq V_{IH}$ Outputs Open, VDD = Max., f = fMAX ⁽³⁾	175	165	155	mA
ISB	Standby Power Supply Current	ZZ ≥ VIH, VIN ≥ VIH or ≤ VIL VDD = Max., f = fMAX ⁽³⁾	15	15	15	mA
IZZ	Full Sleep Mode Power Supply Current	ZZ ≥ VHD, VIN ≥ VHD or ≤ VLD VDD = Max., f = 0 ⁽³⁾	5	5	5	mA

NOTES:

3196 tbl 07

- All values are maximum guaranteed values.
- VHD = VDD - 0.2V, VLD = 0.2V
- fMAX = 1/tCYC (CLK cycling at fMAX, address inputs cycling at 1/3 fMAX). f = 0 means no input or I/O signals are switching.

FUNCTIONAL TRUTH TABLE⁽¹⁾

MODE	TAG	VLDIN	DTYIN	VLDOUT	DTYOUT	$\overline{OE}$	$\overline{WE}$	$\overline{CS1}$	CS2	ZZ	$\overline{RESET}$	VALM	MATCH
Sleep	Hi-Z	X	X	Hi-Z	Hi-Z	X	X	X	X	H	X	X	Hi-Z
Reset	Hi-Z	X	X	Hi-Z	Hi-Z	X	H	X	X	L	L	X	Hi-Z
Deselect	Hi-Z	X	X	Hi-Z	Hi-Z	X	X	H	X	L	H	X	Hi-Z
Deselect	Hi-Z	X	X	Hi-Z	Hi-Z	X	X	X	L	L	H	X	Hi-Z
Read	OUT	X	X	OUT	OUT	L	H	L	H	L	H	X	U
Write	IN	IN	IN	VLDIN	DTYIN	H	L	L	H	L	H	X	U
Write Status Only	OUT	IN	IN	VLDIN	DTYIN	L	L	L	H	L	H	X	U
Match (see below)	IN	X	X	OUT	OUT	H	H	L	H	L	H	-	-

NOTES:

3196 tbl 09

- "H" = VIH, "L" = VIL, "X" = Don't Care, Hi-Z = High Impedance, U = Output is driven, but level is undefined.

MATCH TRUTH TABLE^(1, 2)

MODE	TAG (IN)	VALM	VLDOUT	MATCH
Simple Match	= ADDRESSED DATA	L	X	H
Simple Mismatch	≠ ADDRESSED DATA	L	X	L
Invalid Entry	X	H	L	L
Match on Valid Entry	= ADDRESSED DATA	H	H	H
Mismatch on Valid Entry	≠ ADDRESSED DATA	H	H	L

NOTES:


3196 tbl 10

- $\overline{OE} = \overline{WE} = CS2 = \overline{RESET} = \text{High}$. $\overline{CS1} = ZZ = \text{Low}$
- "H" = VIH, "L" = VIL, "X" = Don't Care.

AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1, 2, 3, and 4

3196 tbl 08




3196 drw 03

Figure 1. AC Test Load
TAG Outputs




3196 drw 04

Figure 2. AC Test Load
MATCH, VLD and DTY Outputs



3196 drw 05

Figure 3. AC Test Load
(for tLZ and tHZ parameters)



3196 drw 06

Figure 4. Capacitive Derating

*Includes scope and jig capacitances

AC ELECTRICAL CHARACTERISTICS

(VDD = 3.3V ± 5%, TA = 0 to 70°C)

Symbol	Parameter	IDT71V218S10		IDT71V218S12		IDT71V218S15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
MATCH Cycle								
tAMV	Address to MATCH Valid	—	10	—	12	—	15	ns
tTMV	Tag Input to MATCH Valid	—	10	—	12	—	15	ns
tCMV	Chip Enable to MATCH Valid	—	10	—	12	—	15	ns
tCMLZ ⁽¹⁾	Chip Enable to MATCH in Low-Z	2	—	2	—	2	—	ns
tCMHZ ⁽¹⁾	Chip Enable to MATCH in High-Z	0	6	0	6	0	7	ns
tAMH	MATCH Valid Hold from Address Change	2	—	2	—	2	—	ns
tTMH	MATCH Valid Hold from Tag Input Change	2	—	2	—	2	—	ns

NOTE:

3196 tbl 11

1. This parameter is guaranteed with the AC Load (Figure 3) by device characterization, but is not production tested.

AC ELECTRICAL CHARACTERISTICS

(VDD = 3.3V ± 5%, TA = 0 to 70°C)

Symbol	Parameter	IDT71V218S10		IDT71V218S12		IDT71V218S15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle								
tATV	Address to Tag Valid	—	13	—	15	—	17	ns
tCTV	Chip Enable to Tag Valid	—	11	—	13	—	15	ns
tCLZ ⁽¹⁾	Chip Enable to Tag and Status Bits in Low-Z	2	—	2	—	2	—	ns
tCHZ ⁽¹⁾	Chip Enable to Tag and Status Bits in High-Z	0	6	0	6	0	7	ns
tOE	Output Enable to Tag Bits Valid	—	6	—	7	—	7	ns
tOLZ ⁽¹⁾	Output Enable to Tag Bits in Low-Z	0	—	0	—	0	—	ns
tOHZ ⁽¹⁾	Output Enable to Tag Bits in High-Z	0	6	0	6	0	7	ns
tATH	Tag Bit Hold from Address Change	2	—	2	—	2	—	ns
tASV	Address to Status Valid	—	10	—	12	—	15	ns
tCSV	Chip Enable to Status Valid	—	10	—	12	—	15	ns
tASH	Status Bit Hold from Address Change	2	—	2	—	2	—	ns

NOTE:

3196 tbl 12

1. This parameter is guaranteed with the AC Load (Figure 3) by device characterization, but is not production tested.

AC ELECTRICAL CHARACTERISTICS ⁽¹⁾

(VDD = 3.3V ± 5%, TA = 0 to 70°C)

Symbol	Parameter	IDT71V218S10		IDT71V218S12		IDT71V218S15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle and Clock Parameters								
ts	$\overline{WE}$, Chip Enable, and Input Data Set-up Time	3	—	3	—	3	—	ns
tH	$\overline{WE}$, Chip Enable, and Input Data Hold Time	1	—	1	—	1	—	ns
tSA	Address Set-up Time (Write Cycle Only)	3	—	3	—	3	—	ns
tHA	Address Hold Time (Write Cycle Only)	1	—	1	—	1	—	ns
tKMH	CLK HIGH Write to MATCH Invalid	0	—	0	—	0	—	ns
tKRTV ⁽³⁾	CLK HIGH Read to Tag Bits Valid	—	12	—	14	—	16	ns
tKWSV ⁽³⁾	CLK HIGH Write to Status Outputs Valid	—	12	—	14	—	16	ns
tKRSV ⁽³⁾	CLK HIGH Read to Status Outputs Valid	—	12	—	14	—	16	ns
tKSH ⁽²⁾	Status Output Hold from CLK HIGH (Write Cycle)	2	—	2	—	2	—	ns
tOW	$\overline{OE}$ HIGH before Write	10	—	10	—	12	—	ns
tWO	End of Write to $\overline{OE}$ Asserted	5	—	5	—	6	—	ns

NOTES:

3196 tbl 13

1. All Write cycles are synchronous and referenced from rising CLK.
2. This parameter is guaranteed by device characterization, but is not production tested.
3. Addresses are stable prior to CLK transition HIGH.

AC ELECTRICAL CHARACTERISTICS

(VDD = 3.3V ± 5%, TA = 0 to 70°C)

Symbol	Parameter	IDT71V218S10		IDT71V218S12		IDT71V218S15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Reset Cycle								
tRP	RESET Pulse Width	20	—	25	—	30	—	ns
tRTV	RESET HIGH to Tag Valid	—	60	—	60	—	60	ns
tRTLZ ⁽¹⁾	RESET HIGH to Tag Low-Z	0	50	0	50	0	50	ns
tRTHZ ⁽¹⁾	RESET LOW to Tag High-Z	—	8	—	8	—	9	ns
tRSV	RESET HIGH to Status Valid	—	60	—	60	—	60	ns
tRSLZ ⁽¹⁾	RESET HIGH to Status Low-Z	0	50	0	50	0	50	ns
tRSHZ ⁽¹⁾	RESET LOW to Status High-Z	—	8	—	8	—	8	ns
tRMV ⁽¹⁾	RESET HIGH to MATCH Valid	—	60	—	60	—	60	ns
tRMLZ ⁽¹⁾	RESET HIGH to MATCH Low-Z	0	50	0	50	0	50	ns
tRMHZ ⁽¹⁾	RESET LOW to MATCH High-Z	—	8	—	8	—	8	ns
tRW	RESET HIGH before Write	50	—	50	—	50	—	ns
tWR	End of Write to RESET LOW	5	—	5	—	5	—	ns

NOTE:

1. This parameter is guaranteed with the AC Load (Figure 3) by device characterization, but is not production tested.

3196 tbl 13

AC ELECTRICAL CHARACTERISTICS ⁽¹⁾

(VDD = 3.3V ± 5%, TA = 0 to 70°C)

Symbol	Parameter	IDT71V218S10		IDT71V218S12		IDT71V218S15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Sleep Cycle								
tZTV	ZZ LOW to Tag Valid	—	30	—	30	—	30	ns
tZTLZ ⁽²⁾	ZZ LOW to Tag Low-Z	0	—	0	—	0	—	ns
tZTHZ ⁽²⁾	ZZ HIGH to Tag High-Z	—	8	—	9	—	10	ns
tZSV	ZZ LOW to Status Valid	—	30	—	30	—	30	ns
tZSLZ ⁽²⁾	ZZ LOW to Status Low-Z	0	—	0	—	0	—	ns
tZSHZ ⁽²⁾	ZZ HIGH to Status High-Z	—	8	—	9	—	10	ns
tZMV	ZZ LOW to MATCH Valid	—	30	—	30	—	30	ns
tZMLZ ⁽²⁾	ZZ LOW to MATCH Low-Z	0	—	0	—	0	—	ns
tZMHZ ⁽²⁾	ZZ HIGH to MATCH High-Z	—	8	—	9	—	10	ns
tZW	ZZ LOW before Write	20	—	20	—	20	—	ns
tWZ	End of Write to ZZ HIGH	5	—	5	—	5	—	ns
tZSR	ZZ LOW before RESET LOW	15	—	15	—	15	—	ns
tRZ	End of Reset to ZZ HIGH	50	—	50	—	50	—	ns
tRZH	RESET Hold from ZZ HIGH	10	—	10	—	10	—	ns

NOTES:

1. Sleep mode is intended to be used during extended time periods of device inactivity.
2. This parameter is guaranteed with the AC Load (Figure 3) by device characterization, but is not production tested.

3196 tbl 14


AC ELECTRICAL CHARACTERISTICS

(VDD = 3.3V ± 5%, TA = 0 to 70°C)

Symbol	Parameter	IDT71V218S10		IDT71V218S12		IDT71V218S15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Clock Timing								
t _{CYC}	Clock Cycle Time	15	—	15	—	16.6	—	ns
t _{CH}	Clock HIGH Time	5	—	5	—	5	—	ns
t _{CL}	Clock LOW Time	5	—	5	—	5	—	ns


3196 tbl 15

SYSTEM CLOCK TIMING WAVEFORM



3196 drw 07

TIMING WAVEFORMS OF MATCH CYCLE⁽¹⁾




3196 drw 08

NOTES:

1. $\overline{OE}$ is HIGH.
2. Transition is measured $\pm 200\text{mV}$ from steady state.

TIMING WAVEFORMS OF READ CYCLE




3196 drw 09

NOTE:

1. Transition is measured $\pm 200\text{mV}$ from steady state.

TIMING WAVEFORMS OF WRITE CYCLE ($\overline{OE}$ HIGH)




NOTE:

1. t_{KSH} and t_{KMH} apply only if these outputs are already valid prior to the referenced CLK.

3196 drw 10

TIMING WAVEFORMS OF WRITE CYCLE ($\overline{OE}$ LOW)




3196 drw 11

NOTE:

1. t_{KSH} apply only if these outputs are already valid prior to the referenced CLK.


TIMING WAVEFORMS OF RESET FUNCTION



NOTE:
1. Transition is measured ±200mV from steady state.

3196 drw 12


TIMING WAVEFORMS OF SLEEP MODE FUNCTIONALITY



NOTE:
1. Transition is measured ±200mV from steady state.

3196 drw 13

ORDERING INFORMATION








3196 drw 14

PACKAGE DIAGRAM OUTLINES

SSOP

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
17893	00	INITIAL RELEASE	07/15/90	A. FUNCELL
22377	01	REMOVE CHAMFER FROM PACKAGE	04/15/92	T. VU
27492	02	REDRAW TO JEDEC FORMAT	02/01/95	



TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc.	
DECIMAL	ANGULAR	2075 Slender Way, Santa Clara, CA 95054	
XXX	±	PHONE: (408) 727-8118	
XXX		FAX: (408) 482-8874	
XXX		TWC: 910-338-2070	
APPROVALS	DATE	TITLE	REV
DRAWN	08/15/90	PV PACKAGE OUTLINE	02
CHECKED		.300" BODY WIDTH SSOP	
		.025" PITCH	
		SIZE	
		C	
		DRAWING No.	
		PSC-4029	
DO NOT SCALE DRAWING			

PACKAGE DIAGRAM OUTLINES SSOP (Continued)


REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
17893	00	INITIAL RELEASE	07/15/90	A. FUNCELL
22377	01	REMOVE CHAMFER FROM PACKAGE	04/15/92	T. WJ
27492	02	REDRAW TO JEDEC FORMAT	02/01/95	

DWG #		S048-1				DWG #		S056-1			
SYMBOL	JEDEC VARIATION				NOTE	JEDEC VARIATION				NOTE	
	AA			AB							
	MIN	NOM	MAX	MIN		NOM	MAX				
A	.095	.102	.110		.095	.102	.110				
A1	.008	.012	.016		.008	.012	.016				
A2	.088	.090	.092		.088	.090	.092				
D	.620	.625	.630	4,5	.720	.725	.730	4,5			
E	.395	.405	.420	3	.395	.405	.420	3			
E1	.291	.295	.299	4,6	.291	.295	.299	4,6			
N	48				56						

NOTES:

- ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- DATUMS **-A-** AND **-B-** TO BE DETERMINED AT DATUM PLANE **-H-**
- DIMENSION E TO BE DETERMINED AT SEATING PLANE **-C-**
- DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE **-H-**
- DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED .006 PER SIDE
- DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .015 PER SIDE
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND .010 FROM LEAD TIP
- LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .004 IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT
- THE CHAMFER ON THE PACKAGE BODY IS OPTIONAL. IF IT IS NOT PRESENT, A VISUAL INDEX FEATURE MUST BE LOCATED WITHIN THE ZONE INDICATED
- ALL DIMENSIONS ARE IN INCHES
- THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-118, VARIATION AA & AB

LAND PATTERN DIMENSIONS



	MIN	MAX	MIN	MAX
P	.450	.458	.450	.458
P1	.282	.290	.282	.290
P2	.575 BSC		.675 BSC	
X	.010	.018	.010	.018
e	.025 BSC		.025 BSC	
N	48		56	

TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc.	
DECIMAL	ANGULAR	2075 Stoner Way, Santa Clara, CA 95054	
X.XX	±	PHONE: (408) 727-8116	
X.XXX	±	FAX: (408) 482-8874	
X.XXX	±	TW: 810-338-2070	
APPROVALS	DATE	TITLE	REV
DRN	06/15/90	PV PACKAGE OUTLINE	
CHECKED		.300" BODY WIDTH SSOP	
		.025" PITCH	
		SIZE	REV
		C	02
		DRAWING No.	
		PSC-4029	
		DO NOT SCALE DRAWING	