

# Security Detector Serial-Addressable Receiver/Transmitter

## Description

The S-ART is a 16 pin circuit designed for data transmission on a two-lead cable. The circuit is specially developed for alarm systems where it is desired to identify each detector individually. There can be up to 30 S-ART circuits/detectors on the same 2-lead cable. This cable transmits both DC supply to the S-ART and information to/from the S-ART.

The S-ART works on the principle by which an address is sent on the line cable and the S-ART which recognizes the address then carries out the order which can, in principle, be two things:

- 1. Transmit data from the line cable to the S-ART's two outputs OUT0 and OUT1.
- 2. Answer the S-ART controller with the condition of the 2 inputs IN0 and IN1 or IN2-3.

The line signal is divided into 3 levels in order to give a time signal for synchronizing and a data signal containing addresses, orders etc.


Typical signal levels for the three levels would be 15V, 7.5V and 0V.


## **Features**

- Receives/Hansmits Data on Only Two Leads
- L. Low Corrent Consumption
- High Noise Immunity
- Sabotage Surveilled Loop Input

## Block Diagram


A method by which, in principle, the system can be extended to an infinite number of S-ART is shown on the block diagram. The controller scans the in/outputs of a number of lines, each with a maximum of 30 S-ARTs.





## Package Options

16L PDIP & 16L SO Wide





Cherry Semiconductor Corporation 2000 South County Trail East Greenwich, Rhode Island 02818-1530 Tel: (401)885-3600 Fax (401)885-5786 email: info@cherry-semi.com

212	Electrical Characteristics						
CS-212	:				LIMITS +25°C		
	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Device Current I <sub>DD</sub> Not Addressed		Outputs unloaded Line Voltage=0-15V, V <sub>DD</sub> =15V	NOM AND THE SECOND	0.47	0.80	mA
	Device Current I <sub>DD</sub> Power-Up-Mode (5 corr. addr. bits)C <sub>P</sub> 4-G	2 <sub>P</sub> 5	IN0, IN1 are Open IN2, IN3 are Active V <sub>DD</sub> =15V		3.55	5,50	mA
	Device Current I <sub>DD</sub> Addressed, Line Output Transistor Active		IN2, IN3 not Active IN0, IN1 are Open V <sub>DD</sub> =15V		6.24	9.64	mA
27.72F16666.000	Device Current I <sub>DD</sub> Addressed (4 corr addr Line Output Transistor Not Active	Compact Strategies	IN2, IN3 not Active IN0, IN1 are Open V <sub>DD</sub> =15V		1.84	2.86	mA
***	Output Voltage Low Le Out0, Out1, DSR	evel	$V_{\rm DD}$ =10-15V $I_{\rm SINK}$ =1mA	AND STANSON STANSON OF THE STANSON STANSON		1.2	V
STOLENS OF THE PARTY OF	Output sink Current Out0, Out1, DSR			1.0			mA.
ēs:	Output Voltage High L Out0, Out1, DSR	evel				14	V
2000	Leakage Current Out0, Out1, DSR		Volt=14V			30	μA
	Input Voltage Level	Low	V <sub>DD</sub> =10-15V			$30\%V_{DD}$	V
	A0-A4, IN0, IN1	High	V <sub>DD</sub> =10-15V	$70\%V_{DD}$		**************************************	V
All Delta Cardan	Input Current IN0, IN1 Power-Up Mode (4 corr.addr.bits)	=Gnd	V <sub>DD</sub> =18V	150		850	μA
	Input Current A0-A4, IN0, IN1 Not Addressed		V <sub>DD</sub> =18V .			20	μΑ
HELDSCHEE!	Positive Trigger Threshold Voltage V <sub>dd</sub> =15V		Clock Comparator Data Comparator	11.0 4.6	3.7 5.7	12.4 6.6	V V
	Negative Trigger Threshold Voltage	$V_{ m NC} \ V_{ m NC}$	V <sub>DD</sub> =15V Clock Comparator V <sub>DD</sub> =15V, Data Comparator	10.2 3.4	10.9 4.3	11.6 5.2	V V
1000	Hysteresis Voltage Clock/Data Comp.		V <sub>DD</sub> =15V	0.7	0.8		V
4	Saturation Voltage For Line Output Driver	nematical and Edition	V <sub>DD</sub> =15V, I <sub>C</sub> =50mA	-we construct when many \$100 to \$4. Me the high high.		1	V
W. A. C.	Saturation Voltage For Line Output Driver		$ m V_{DD}$ =15V, $ m I_{C}$ =10mA		The Communication	0.4	<b>V</b> -
£	Leakage Current For the Line Output	5355T0	$V_{LINE}$ =0-18V, $V_{DD}$ =18V			±16	μА
Carrie .	Line Signal Freq. Rise/Fall-Time Line Sig	gnal	$V_{DD}$ =15 $V$ ±1 $V$	0 0.25		20 250.00	kHz µs
America' and to the end	Turn-On Time For Line Output Driver				1.0		μs
£***	Turn-Off Time For Line Output Driver			n brenchari	1.0	00	μs
82.	Line Voltage VL (Note Loop Current IN2, IN3	About constitution of the		0 0.1	S Exercises	28 0.5	mA

## Electrical Characteristics: continued

					LIMITS +25°C		
PARAMETER		TEST COND	ITIONS	MIN	TYP	MAX	UNIT
Alarm Condition IN2-IN Loop Open	13			1		5	kΩ
Alarm Condition IN2-IN Loop Shorted	<b>1</b> 3			5		30	kΩ
Temperature	$T_A$	Operating		-40		85	°C
Range Te	TG -	Storage		-65		150	°C

Note 1: The circuit shall function in the correct way only between 0 and 18V<sub>DC</sub>. Data driver must not turn on when line voltage is above 18V.

## Serial-Addressable Receiver Transmitter S-ART

#### ADDRESS CODING

The circuit is coded on address inputs A0-A4.

In order to reduce the power consumption to the circuits they are in power down mode for most of the time. Only when a circuit is addressed is the amount to that particular circuit increased.

#### READ

When a S-ART has recognized an address with the correct parity and then received a READ-order the controller becomes passive. The S-ART in question will then send data bits to the controller. These bits are the condition on the IN0 and IN1 or IN2-3 and a parity bit derived from them

The current in inputs IN0 and IN1 only flows when the S-ART is addressed.


If the sabotage surveilled loop IN2-3 is used IN1 should be open. IN2-3 is then read instead of IN1.

The loop IN2-3 is checked for both shorting and breaking.

## WRITE

When a S-ART has recognized an address with correct parity and a write order, the S-ART in question transmits data to the outputs OUT0 and OUT1. This data transmission takes place after a check of the parity bit. If the parity bit is wrong, data transmission to OUT0 and OUT1 is blocked and new data transmission can only take place after a read order which resets the parity fault.

The DSR signal can be used to strobe OUT0 and OUT1 further on in the following logic.



## DATA FORMAT

The signals are sent out on the line in words organized as shown in the figure.

The S-ART information consists of two parity bits: an address parity bit and a data parity bit. Both the address and data are checked for even parity. The address parity bit must always be generated by the controller. The data parity bit during the READ-mode is generated by the S-ART. During the WRITE-mode the data parity bit is generated by the controller.

A0-A4: Address inputs. Must be connected to V<sub>DD</sub> or Gnd according to the relevant address code.

LINE: Signal lead in the line cable.

Gnd: Zero lead in the line cable.

 $V_{DD}$ : Supply voltage to the S-ART. The voltage is

derived from the line signal.

INO: Input to S-ART.

IN1: Input to S-ART.

IN2-IN3: Sabotage surveilled loop (shorting and breaking).

OUT0: Output (open collector) from S-ART.

OUT1: Output (open collector) from S-ART.

DSR: Data Set Ready. Output (open collector) from


the S-ART which is active during WRITE-mode,

when OUT0 and OUT1 change.

Data OUT: Output from the S-ART, which is active in the READ-mode. Transmits data from

S-ART to line.

### Typical S-ART Applications




#### GENERAL

The CS-212 is a peripheral addressable circuit which is used as a communication link between Detectors/Sensors and a Central Control Unit.

The communication between the CS-212 and a control unit takes place via a simple 2-wire cable which also provides power to the IC.

On each 2-wire cable, a maximum of 30 CS-212's can be controlled or interrogated with the address binary 0-29. This permits surveillance of up to 30 window protections, door contacts, movement detectors, etc. within the same 2-wire group. Each CS-212 can monitor the status of two external surveillance devices and communicate the status back to the control unit. Two outputs are also available for controlling bells, lights, LED's, door locks, etc. These outputs are controlled from the control unit via the 2-wire cable.



#### Notes


- 1. \* Indicates IN1 & loop IN2-3 cannot be used at the same time.
- 2. This diagram shown CS-212 circuit coded to #24.

## WIRE TRANSMISSION CABLE (The Line)

The 2-wire bidirectional transmission cable called "The Line" provides power and data to the CS-212 and also provides data back to the control circuit.


The line signal is rectified and filtered at each CS-212 and is used for the power supply to the chip. The CS-212 also decodes the line signal into clock and data signals used inside the IC.

A typical line signal from the control unit would look like the following:



The CS-212 would decode this into clock and data.

**2067556 0003627 660** 




The CS-212 accepts addresses and commands in 10-bit word formats. Three types of words must be generated: Sync, Read and Write.




#### SYNC WORD

Synchronization is obtained by providing the CS-212 with 8 or more 1's followed by a "0". To prevent a false sync, it is best to send 0 before the eight 1's. This word insures all circuits on the same line see the commands at the proper time.



### READ WORD

To check the status of a CS-212's inputs: i.e., IN0 and IN1 or IN2-3, a read word must be sent. The first 5 bits must correspond to the address of the CS-212 to be interrogated. Bit #6 is the address parity bit. It must insure that the first 6 bits are an even number of "1" 's. If the parity is even and the CS-212 to be interrogated has not previously received a parity error (odd parity), it will transmit its status, along with an internally generated parity bit. D0 corresponds to IN0, D1 corresponds to IN1 or IN2-3. After the address parity bit has been transmitted the controller must pull the line down to about 7.5V to allow the CS-212 to transmit. If a "1" is to be transmitted, no change will occur on the line. If a "0" is to be transmitted, the CS-212 will then pull the line down. In either case, the controller must pull the line back up to 15V in order to continue. If the CS-212 has received a parity fault, it will transmit 3 one's  $(D0=D1=P_D=1)$ . This will allow the controller to detect a parity error. If a parity error is detected by the controller, the read word must be repeated.




#### TYPICAL READ WORD

Assume that device #24 is to be interrogated and the status of IN0=1 and IN1=0.

#### WRITE WORD

In order to update OUT0 and OUT1, a write word must be sent to the CS-212. The first 5 bits must correspond to the CS-212 to be updated. Bit #6 is an address parity bit. It must insure even parity. D0 corresponds to OUT0 and D1 corresponds to OUT1. An even data parity bit must be received by the CS-212. If the address and data parity are even and the CS-212 has not previously received a parity error, it will update OUT0 and OUT1. If a parity error was received, the CS-212 will not be updated. In this case, a read word must be sent to clear the parity fault.



#### TYPICAL WRITE WORD:

Assume CS-212 #2 is to be updated so that OUT0=1 and OUT1=0.

#### **OUTPUTS**


1. OUT0 and OUT1: Pin #'s 1, 16:

These outputs are updated according to the information present during the write word.

2. DSR: Pin #15:

The DSR pin is a monitor of the clock signal for the onchip D flip flops, corresponding to OUT0 and OUT1. It can be used to strobe data from OUT0 and OUT1 into external circuitry connected to the CS-212.

These three outputs can sink up to 1mA at 1.2V. They are Darlington type open collector outputs.



## 3. Data Out: Pin #11:

The Data Out pin is used to transmit the status of IN0 and IN1 to the line. For Data=1, the line driver is off.

**2067556 0003628 5T7** 

For Data=0, the line driver is turned on. This output is a saturated switch capable of sinking 10mA DC at .4V and 50mA at 1V on a transient basis. The 50mA is needed to discharge the line capacitance. A 150 $\Omega$  resistor from the line to Pin 11 limits the current into Pin 11 when the line driver is on.

#### INPUTS:

1. Address inputs: Pin#'s 2,3,4,5,6.


The CS-212 has 5 address inputs which decide what address code it will respond to. Their thresholds are approximately  $1/2\ V_{DD}$  and draw less than  $20\mu A$ . The inputs should be grounded for Logic "0" and tied to  $V_{DD}$  (PIN 12) through a 10K resistor for Logic "1". The resistor is necessary for non-destruction of the IC with 28V applied to the line.

2. Data Inputs: Pin#'s 7,8.

IN0 and IN1 (Pins 8 and 7) are digital inputs and are similar to the address inputs in that they have a threshold of approximately  $1/2~V_{DD}$ . When the CS-212 is unaddressed, these inputs draw less than  $20\mu A$ . When the circuit powers up, IN0 and IN1 typically source  $400\mu A$ .

3. Detector Loop: Pin #'s 13, 14.

IN2 and IN3 can be used together to form a detector loop. When used, the outputs are connected together through a window foil and a diode. These inputs will generate a logic "1" at D1 on the line when the pins are shorted or opened.



When using IN2 and IN3, IN1 must be terminated to  $V_{\rm DD}$  through the 10K Resistor used for the address inputs. When using IN1, IN2 and IN3 must be shorted or opened.

4. Line Input: Pin #9

The line input is internally connected to two comparators. These comparators separate the line signal into clock and data. The line input will draw less than  $16\mu A$  of input current.

5. V<sub>DD</sub>: Pin #12

The  $V_{DD}$  Pin provides power to the CS-212 circuitry. The line signal is externally rectified and filtered, then applied to  $V_{DD}$ . The  $V_{DD}$  pin draws varying amounts of current, depending upon the state of the CS-212. (See specification). The unaddressed current is less than 0.8mA.

The operating voltage range is 10V to 18V on Pin 12 of the IC. This wide range is necessary because of losses in the line and ripple on  $V_{\rm DD}$ .


The circuit is designed to withstand 28V applied to the line. This is to prevent the destruction of the IC and its external components if the 2-wire cable is miswired.


## Package Specification

·	·D				
Lead Count	Me	English			
	Max	Min	Max	Min	
16L PDIP	19.18	18.92	.755	.745	
16L SO Wide	10.46	10.21	.412	.402	

PACKAGE DIMENSIONS IN mm (INCHES)

PACKAGE THERMAL DATA					
Therma	al Data	16L PDIP	16L SO Wide		
$R_{\Theta JC}$	typ	42	23	°C/W	
$R_{\Theta JA}$	typ	80	105	℃/W	





Ordering Information			
Part Number	Description		
CS-212N16	16L PDIP		
CS-212DW16	16L SO Wide		
CS-212DWR16	16L SO Wide Tape & Reel		

2067556 0003629 433 1