## Hex inverter

# 74AHC04; 74AHCT04

### **FEATURES**

- ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V
- · Balanced propagation delays
- Inputs accepts voltages higher than V<sub>CC</sub>
- For AHC only: operates with CMOS input levels
- For AHCT only: operates with TTL input levels
- Specified from
   -40 to +85 and +125 °C.

#### **DESCRIPTION**

The 74AHC/AHCT04 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7A.

The 74AHC/AHCT04 provide six inverting buffers.

### **FUNCTION TABLE**

See note 1.

INPUT nA	OUTPUT nY
L	Н
Н	L

### Note

1. H = HIGH voltage level;

L = LOW voltage level.

### **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb}$  = 25 °C;  $t_r$  =  $t_f \le 3.0$  ns.

SYMBOL PARAMETER CONDI		CONDITIONS	TYP	ICAL	UNIT	
STINIBUL	PARAMETER	CONDITIONS	AHC	AHCT		
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay nA to nY	C <sub>L</sub> = 15 pF; V <sub>CC</sub> = 5 V	3.0	3.0	ns	
Cı	input capacitance	$V_I = V_{CC}$ or GND	4.0	4.0	pF	
C <sub>PD</sub>	power dissipation capacitance	C <sub>L</sub> = 50 pF; f = 1 MHz; notes 1 and 2	13.5	13.9	pF	

#### **Notes**

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

 $f_i$  = input frequency in MHz;

f<sub>o</sub> = output frequency in MHz;

$$\sum (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs};$$

C<sub>L</sub> = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in Volts.

2. The condition is  $V_I = GND$  to  $V_{CC}$ .

2

### **PINNING**


PIN	SYMBOL	DESCRIPTION
1, 3, 5, 9, 11 and 13	1A to 6A	data inputs
2, 4, 6, 8, 10 and 12	1Y to 6Y	data outputs
7	GND	ground (0 V)
14	V <sub>CC</sub>	DC supply voltage


# Hex inverter


# 74AHC04; 74AHCT04


## **ORDERING INFORMATION**

OUTSIDE NORTH	NORTH AMERICA		PACKAGES							
AMERICA	NORTH AMERICA	PINS	PACKAGE	MATERIAL	CODE					
74AHC04D	74AHC04D	14	SO	plastic	SOT108-1					
74AHC04PW	74AHC04PW DH	14	TSSOP	plastic	SOT402-1					
74AHCT04D	74AHCT04D	14	SO	plastic	SOT108-1					
74AHCT04PW	74AHCT04PW DH	14	TSSOP	plastic	SOT402-1					









Hex inverter

74AHC04; 74AHCT04

### RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS		74AHC	;	7	UNIT		
STINIBUL	PANAWIETEN	CONDITIONS	MIN.	TYP.	мах.	MIN.	TYP.	мах.	
$V_{CC}$	DC supply voltage		2.0	5.0	5.5	4.5	5.0	5.5	V
VI	input voltage		0	_	5.5	0	_	5.5	V
$V_{O}$	output voltage		0	_	$V_{CC}$	0	_	$V_{CC}$	٧
T <sub>amb</sub>	operating ambient temperature	see DC and AC	-40	+25	+85	-40	+25	+85	°C
	range	characteristics per device	<b>-40</b>	+25	+125	<b>-40</b>	+25	+125	°C
$t_r, t_f (\Delta t/\Delta f)$	input rise and fall times except	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	_	_	100	_	_	_	ns/V
	for Schmitt-trigger inputs	$V_{CC} = 5 V \pm 0.5 V$	_	_	20	_	_	20	

### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134); voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	MIN.	мах.	UNIT
$V_{CC}$	DC supply voltage		-0.5	+7.0	٧
V <sub>I</sub>	input voltage range		-0.5	+7.0	٧
I <sub>IK</sub>	DC input diode current	V <sub>I</sub> < −0.5 V; note 1	_	-20	mA
I <sub>OK</sub>	DC output diode current	$V_{\rm O} < -0.5 \text{ V or } V_{\rm O} > V_{\rm CC} + 0.5 \text{ V}; \text{ note 1}$	_	±20	mA
lo	DC output source or sink current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$	_	±25	mA
Icc	DC V <sub>CC</sub> or GND current		_	±75	mA
T <sub>stg</sub>	storage temperature range		-65	+150	°C
$P_D$	power dissipation per package	for temperature range: -40 to +125 °C; note 2	_	500	mW

### Notes

- 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- 2. For SO packages: above 70 °C the value of  $P_D$  derates linearly with 8 mW/K. For TSSOP packages: above 60 °C the value of  $P_D$  derates linearly with 5.5 mW/K.

Hex inverter

74AHC04; 74AHCT04

## DC CHARACTERISTICS

## 74AHC family

Over recommended operating conditions; voltage are referenced to GND (ground = 0 V).

		TEST CONDIT	IONS			Т	amb (°	C)			
SYMBOL	PARAMETER	OTHER			25		- <b>40</b> 1	to +85	−40 t	o +125	UNIT
		OTHER	V <sub>CC</sub> (V)	MIN.	TYP.	мах.	MIN.	MAX.	MIN.	MAX.	1
V <sub>IH</sub>	HIGH-level input		2.0	1.5	_	_	1.5	_	1.5	_	٧
	voltage		3.0	2.1	-	_	2.1	-	2.1	_	
			5.5	3.85	_	_	3.85	_	3.85	_	
$V_{IL}$	LOW-level input		2.0	_	_	0.5	_	0.5	-	0.5	V
	voltage		3.0	_	_	0.9	_	0.9	_	0.9	
		5.5	_	_	1.65	_	1.65	_	1.65		
$V_{OH}$	HIGH-level output	$V_I = V_{IH} \text{ or } V_{IL};$	2.0	1.9	2.0	_	1.9	_	1.9	_	٧
	voltage; all	$I_{O} = -50  \mu A$	3.0	2.9	3.0	_	2.9	_	2.9	_	
outputs		4.5	4.4	4.5	_	4.4	_	4.4	_		
	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -4.0$ mA	3.0	2.58	-	_	2.48	_	2.40	_	V
		$V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -8.0$ mA	4.5	3.94	_	_	3.8	_	3.70	_	
$V_{OL}$	LOW-level output	$V_I = V_{IH} \text{ or } V_{IL};$	2.0	_	0	0.1	_	0.1	_	0.1	V
	voltage; all	I <sub>O</sub> = 50 μA	3.0	-	0	0.1	_	0.1	_	0.1	
	outputs		4.5	_	0	0.1	_	0.1	_	0.1	
	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 4$ mA	3.0	_	_	0.36	_	0.44	_	0.55	V
		$V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 8$ mA	4.5	_	_	0.36	_	0.44	_	0.55	
I <sub>I</sub>	input leakage current	$V_I = V_{CC}$ or GND	5.5	_	-	0.1	_	1.0	_	2.0	μΑ
I <sub>OZ</sub>	3-state output OFF current	$V_I = V_{IH} \text{ or } V_{IL};$ $V_O = V_{CC} \text{ or GND}$	5.5	_	_	±0.25	_	±2.5	_	±10.0	μΑ
Icc	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$	5.5	_	_	4.0	_	40	_	80	μΑ
Cı	input capacitance		_	_	3	10	_	10	-	10	pF

# Hex inverter

74AHC04; 74AHCT04

74AHCT family

Over recommended operating conditions; voltage are referenced to GND (ground = 0 V).

		TEST CONDI	TEST CONDITIONS			7	amb (°	C)			
SYMBOL	PARAMETER	OTUED	., .,		25		<b>-40</b>	to +85	−40 t	o +125	UNIT
		OTHER	V <sub>CC</sub> (V)	MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	мах.	1
V <sub>IH</sub>	HIGH-level input voltage		4.5 to 5.5	2.0	_	_	2.0	_	2.0	-	٧
V <sub>IL</sub>	LOW-level input voltage		4.5 to 5.5	_	_	0.8	_	0.8	_	0.8	٧
V <sub>OH</sub>	HIGH-level output voltage; all outputs	$V_I = V_{IH} \text{ or } V_{IL};$ $I_O = -50  \mu\text{A}$	4.5	4.4	4.5	_	4.4	_	4.4	_	V
	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -8.0$ mA	4.5	3.94	_	-	3.8	_	3.70	_	V
V <sub>OL</sub>	LOW-level output voltage; all outputs	$V_I = V_{IH} \text{ or } V_{IL};$ $I_O = 50  \mu\text{A}$	4.5	_	0	0.1	_	0.1	_	0.1	V
	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 8$ mA	4.5	_	_	0.36	_	0.44	_	0.55	V
I <sub>I</sub>	input leakage current	$V_{I} = V_{IH}$ or $V_{IL}$	5.5	_	_	0.1	_	1.0	_	2.0	μА
l <sub>OZ</sub>	3-state output OFF current	$\begin{split} &V_I = V_{IH} \text{ or } V_{IL};\\ &V_O = V_{CC} \text{ or GND}\\ &\text{per input pin;}\\ &\text{other inputs at}\\ &V_{CC} \text{ or GND;}\\ &I_O = 0 \end{split}$	5.5	_	_	±0.25	_	±2.5	_	±10.0	μА
Icc	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$	5.5	_	_	4.0	_	40	_	80	μΑ
Δl <sub>CC</sub>	additional quiescent supply current per input pin	$V_I = V_{CC} - 2.1 \text{ V}$ other inputs at $V_{CC}$ or GND; $I_O = 0$	4.5 to 5.5	_	_	1.35	_	1.5	_	1.5	mA
Cı	input capacitance		_	_	3	10		10	_	10	рF

Hex inverter

74AHC04; 74AHCT04

## **AC CHARACTERISTICS**

## Type 74AHC04

 $GND=0\ V;\ t_r=t_f\leq 3.0\ ns.$ 

TEST C		TEST CONDITI	ONS	T <sub>amb</sub> (°C)							
SYMBOL	PARAMETER	WAVEFORMS		25			−40 to +85		-40 to +125		UNIT
	WAVEFORMS		MS CL	MIN.	TYP.	мах.	MIN.	MAX.	MIN.	мах.	
V <sub>CC</sub> = 3.0 to 3.6 V; note 1											
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation	see Figs 5 and 6	15 pF	_	4.0	8.5	1.0	10.5	1.0	11.0	ns
	delay nA to nY		50 pF	_	6.0	11.4	1.0	13	1.0	14.5	ns
V <sub>CC</sub> = 4.5 to	V <sub>CC</sub> = <b>4.5 to 5.5 V</b> ; note 2										
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation	see Figs 5 and 6	15 pF	_	3.0	5.5	1.0	6.5	1.0	7.0	ns
delay nA to nY		50 pF	_	4.5	7.5	1.0	8.5	1.0	9.5	ns	

### Notes

- 1. Typical values at  $V_{\text{CC}}$  = 3.3 V.
- 2. Typical values at  $V_{CC} = 5.0 \text{ V}$ .

## Type 74AHCT04

 $GND = 0 \ V; \ t_r = t_f \leq 3.0 \ ns.$ 

		TEST CONDITIONS			T <sub>amb</sub> (°C)						
SYMBOL	PARAMETER	WAVEFORMS	_		25		−40 t	o +85	-40 to	+125	UNIT
		WAVEFORIUS	CL	MIN.	TYP.	мах.	MIN.	мах.	MIN.	мах.	
V <sub>CC</sub> = 4.5 to	<b>5.5 V</b> ; note 1										
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation	see Figs 5 and 6	15 pF	_	3.0	6.7	1.0	7.5	1.0	8.5	ns
	delay nA to nY		50 pF	_	4.5	7.7	1.0	8.5	1.0	10.0	ns

7


### Note

1. Typical values at  $V_{CC} = 5.0 \text{ V}$ .

# Hex inverter


# 74AHC04; 74AHCT04

## **AC WAVEFORMS**



FAMILY	V <sub>I</sub> INPUT REQUIREMENTS	V <sub>M</sub> <sup>(1)</sup> INPUT	V <sub>M</sub> <sup>(1)</sup> OUTPUT		
AHC	GND to V <sub>CC</sub>	50% V <sub>CC</sub>	50% V <sub>CC</sub>		
AHCT	GND to 3.0 V	1.5 V	50% V <sub>CC</sub>		

Fig.5 The input (nA) to output (nY) propagation delay.



TEST	S <sub>1</sub>				
t <sub>PLH</sub> /t <sub>PHL</sub>	open				
t <sub>PLZ</sub> /t <sub>PZL</sub>	$V_{CC}$				
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND				

Fig.6 Load circuitry for switching times.

8


# Hex inverter

74AHC04; 74AHCT04

### **PACKAGE OUTLINES**

## SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



#### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		REFERENCES				ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT108-1	076E06S	MS-012AB				<del>95-01-23</del> 97-05-22

# Hex inverter

74AHC04; 74AHCT04

## TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE	REFERENCES				EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT402-1		MO-153				<del>-94-07-12</del> 95-04-04

### Hex inverter

# 74AHC04; 74AHCT04

### **SOLDERING**

### Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

### Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 230 °C.

### Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

 For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

### Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

Hex inverter 74AHC04; 74AHCT04

### Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE	SOLDERING METHOD			
PACKAGE	WAVE	REFLOW <sup>(1)</sup>		
BGA, LFBGA, SQFP, TFBGA	not suitable	suitable		
HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, SMS	not suitable <sup>(2)</sup>	suitable		
PLCC <sup>(3)</sup> , SO, SOJ	suitable	suitable		
LQFP, QFP, TQFP	not recommended <sup>(3)(4)</sup>	suitable		
SSOP, TSSOP, VSO	not recommended <sup>(5)</sup>	suitable		

### **Notes**

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

### **DEFINITIONS**

Data sheet status			
Objective specification	This data sheet contains target or goal specifications for product development.		
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.		
Product specification	This data sheet contains final product specifications.		
Limiting values			
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.			
Application information			
Where application information is given, it is advisory and does not form part of the specification.			

### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.